mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> git-svn-id: svn://coreboot.org/repository/coreboot-v3@695 f3766cd6-281f-0410-b1cd-43a5c92072e9
49 lines
1.5 KiB
Text
49 lines
1.5 KiB
Text
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2007 Ronald G. Minnich <rminnich@gmail.com>
|
|
* Copyright (C) 2007 coresystems GmbH
|
|
* (Written by Stefan Reinauer <stepan@coresystems.de> for coresystems GmbH)
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
/{
|
|
mainboard_vendor = "Advanced Digital Logic";
|
|
mainboard-name = "MSM800SEV";
|
|
mainboard_pci_subsystem_vendor = "0x1022";
|
|
mainboard_pci_subsystem_device = "0x2323";
|
|
cpus { };
|
|
apic@0 {
|
|
/config/("northbridge/amd/geodelx/apic");
|
|
};
|
|
domain@0 {
|
|
/config/("northbridge/amd/geodelx/domain");
|
|
pci@1,0 {
|
|
/config/("northbridge/amd/geodelx/pci");
|
|
};
|
|
pci@1,1 {
|
|
/config/("southbridge/amd/cs5536/dts");
|
|
};
|
|
pci@15,2 {
|
|
/config/("southbridge/amd/cs5536/ide");
|
|
enable_ide = "1";
|
|
};
|
|
ioport@46 {
|
|
/config/("superio/winbond/w83627hf/dts");
|
|
com1enable = "1";
|
|
};
|
|
};
|
|
};
|