mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
7100cf2b40
When used with a U-boot payload it will need this region identity mapped also, so we're defining it in preparation for that functionality. Change-Id: I27cee5b58cb899433b52bd06df07b5f2105212af Signed-off-by: Ionela Voinescu <ionela.voinescu@imgtec.com> Reviewed-on: https://review.coreboot.org/12768 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
31 lines
1.1 KiB
C
31 lines
1.1 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright 2014 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
/* This file contains macro definitions for memlayout.ld linker scripts. */
|
|
|
|
#ifndef __ARCH_MEMLAYOUT_H
|
|
#define __ARCH_MEMLAYOUT_H
|
|
|
|
/* MIPS stacks need 8-byte alignment and stay in one place through ramstage. */
|
|
/* TODO: Double-check that that's the correct alignment for our ABI. */
|
|
#define STACK(addr, size) \
|
|
REGION(stack, addr, size, 8) \
|
|
_ = ASSERT(size >= 2K, "stack should be >= 2K, see toolchain.inc");
|
|
|
|
#define DMA_COHERENT(addr, size) REGION(dma_coherent, addr, size, 4K)
|
|
|
|
#define SOC_REGISTERS(addr, size) REGION(soc_registers, addr, size, 4)
|
|
|
|
#endif /* __ARCH_MEMLAYOUT_H */
|