mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
Change-Id: I1f97b6f159a0ac36c96636066332ba355c056186 Signed-off-by: Hakim Giydan <hgiydan@marvell.com> Reviewed-on: https://review.coreboot.org/15507 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
27 lines
574 B
Text
27 lines
574 B
Text
FLASH@0x0 0x400000 {
|
|
WP_RO@0x0 0x200000 {
|
|
RO_SECTION@0x0 0x1f0000 {
|
|
BOOTBLOCK@0 128K
|
|
COREBOOT(CBFS)@0x20000 0xe0000
|
|
FMAP@0x100000 0x1000
|
|
GBB@0x101000 0xeef00
|
|
RO_FRID@0x1eff00 0x100
|
|
}
|
|
RO_VPD@0x1f0000 0x10000
|
|
}
|
|
RW_SECTION_A@0x200000 0x78000 {
|
|
VBLOCK_A@0x0 0x2000
|
|
FW_MAIN_A(CBFS)@0x2000 0x75f00
|
|
RW_FWID_A@0x77f00 0x100
|
|
}
|
|
RW_SHARED@0x278000 0x4000 {
|
|
SHARED_DATA@0x0 0x4000
|
|
}
|
|
RW_ELOG@0x27c000 0x4000
|
|
RW_SECTION_B@0x280000 0x78000 {
|
|
VBLOCK_B@0x0 0x2000
|
|
FW_MAIN_B(CBFS)@0x2000 0x75f00
|
|
RW_FWID_B@0x77f00 0x100
|
|
}
|
|
RW_VPD@0x2f8000 0x8000
|
|
}
|