mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
Use a unique bus/device/function if a bay trail LPC bridge was found. TEST=Run on MinnowBoard MAX Turbot and customer's LynxPoint-LP. BUG=None BRANCH=None Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/17464 Tested-by: build bot (Jenkins) Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Change-Id: Ib4b50aaf9817ac94f46c28925081540676226d84 Reviewed-on: https://chromium-review.googlesource.com/414561 Commit-Ready: Aaron Durbin <adurbin@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> |
||
---|---|---|
.. | ||
ahci.c | ||
amb.c | ||
cpu.c | ||
gfx.c | ||
gpio.c | ||
inteltool.8 | ||
inteltool.c | ||
inteltool.h | ||
ivy_memory.c | ||
Makefile | ||
memory.c | ||
pcie.c | ||
powermgt.c | ||
rootcmplx.c | ||
spi.c |