mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
4cf5ecf39d
Intel 810 chipset (and all boards using it). This isn't required for this chipset as there's only one memory controller. This also helps a lot with romcc register usage, you should see the dreaded "too few registers" less often. Build-tested with all three boards using the Intel 810 chipset. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Corey Osgood <corey.osgood@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3764 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
35 lines
701 B
C
35 lines
701 B
C
|
|
static void dump_spd_registers(void)
|
|
{
|
|
int i;
|
|
print_debug("\r\n");
|
|
for(i = 0; i < DIMM_SOCKETS; i++) {
|
|
unsigned device;
|
|
device = DIMM_SPD_BASE + i;
|
|
if (device) {
|
|
int j;
|
|
print_debug("dimm: ");
|
|
print_debug_hex8(i);
|
|
print_debug(".0: ");
|
|
print_debug_hex8(device);
|
|
for(j = 0; j < 256; j++) {
|
|
int status;
|
|
unsigned char byte;
|
|
if ((j & 0xf) == 0) {
|
|
print_debug("\r\n");
|
|
print_debug_hex8(j);
|
|
print_debug(": ");
|
|
}
|
|
status = smbus_read_byte(device, j);
|
|
if (status < 0) {
|
|
print_debug("bad device\r\n");
|
|
break;
|
|
}
|
|
byte = status & 0xff;
|
|
print_debug_hex8(byte);
|
|
print_debug_char(' ');
|
|
}
|
|
print_debug("\r\n");
|
|
}
|
|
}
|
|
}
|