mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
The PCI registers should be accessed aligned and 0x62 is not 32bit aligned therefore this patch changes it to a 16bit access. Change-Id: I00725a4569f471eedb061834f626911b42e734fb Signed-off-by: Sebastian Andrzej Siewior <bigeasy@linutronix.de> Reviewed-on: http://review.coreboot.org/1631 Reviewed-by: Patrick Georgi <patrick@georgi-clan.de> Tested-by: build bot (Jenkins) |
||
---|---|---|
.. | ||
arch/x86 | ||
boot | ||
console | ||
cpu | ||
devices | ||
drivers | ||
ec | ||
include | ||
lib | ||
mainboard | ||
northbridge | ||
southbridge | ||
superio | ||
vendorcode | ||
Kconfig | ||
Kconfig.deprecated_options |