Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
switch-coreboot/payloads/libpayload/arch
History
Patrick Rudolph 8772154022 UPSTREAM: libpayload-x86: Enable SSE and FPU when present 
Allows to use SSE and floating point in payloads without digging to
much into x86 assembly code.

Tested on Lenovo T500 (Intel Core2Duo).
Both floating point operation and SSE is properly working.

BUG=none
BRANCH=none
TEST=none

Change-Id: I5869905873f0bacfeb38d7e81d25d956a676ffb5
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: b854ae2649
Original-Change-Id: I4a5fc633f158de421b70435a8bfdc0dcaa504c72
Original-Signed-off-by: Patrick Rudolph <siro@das-labor.org>
Original-Reviewed-on: https://review.coreboot.org/18345
Original-Tested-by: build bot (Jenkins)
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-on: https://chromium-review.googlesource.com/451619
2017-03-08 05:13:05 -08:00
..
arm UPSTREAM: libpayload: head.S: Avoid clearing BSS (and heap) again 2016-08-15 18:35:54 -07:00
arm64 UPSTREAM: libpayload: arm64: Fix MMU range overlap check 2016-08-12 18:28:19 -07:00
mips UPSTREAM: libpayload: head.S: Avoid clearing BSS (and heap) again 2016-08-15 18:35:54 -07:00
x86 UPSTREAM: libpayload-x86: Enable SSE and FPU when present 2017-03-08 05:13:05 -08:00