switch-coreboot/arch/x86/ldscript.ld
Ronald G. Minnich 1492bdbd5c These changes get us past stage0, past stage1, and into the search for a
file in LAR called raminit. 

The intent is that stage0_i586.S would be common for just about all
stage0. It has no includes. We had to go with an ldscript.ld to deal
with the many bugs in binutils. Maybe someday this will change. 

Tested by Ron and Uwe in bochs with debugging. 

Signed-off-by: Ronald G. Minnich <rminnich@gmail.com>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>


git-svn-id: svn://coreboot.org/repository/LinuxBIOSv3@68 f3766cd6-281f-0410-b1cd-43a5c92072e9
2007-02-14 17:08:15 +00:00

61 lines
1.3 KiB
Text

/*
* This file is part of the LinuxBIOS project.
*
* Copyright (C) 2007 Ron G. Minnich <rminnich@gmail.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
OUTPUT_FORMAT("elf32-i386", "elf32-i386", "elf32-i386")
OUTPUT_ARCH(i386)
/*
ENTRY(_start)
*/
TARGET(binary)
SECTIONS
{
. = 0xffffe000 + 256; /* leave space for vpd */
.stage0_1 . : {
_stage0_1 = .;
*(.text);
*(.data);
*(.bss);
*(.rodata.*)
*(.rodata)
_estage0_1 = .;
}
/DISCARD/ : {
*(.comment)
*(.note)
}
}
SECTIONS {
_ROMTOP = 0xfffffff0;
. = _ROMTOP;
.resetvector . : {
*(.reset)
/*
. = 15 ;
BYTE(0x00);
*/
}
}
/*
*/