mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
all stages, blighting everything with the same code, compiled different ways. In this change, we see that: - basic conf ops are compiled into stage0, where they are used. - they are called directly from initram - they are used to initialize the pci_cf8_conf1 structure in stage 2, but the call still goes to stage0! one copy of the code. Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> git-svn-id: svn://coreboot.org/repository/coreboot-v3@752 f3766cd6-281f-0410-b1cd-43a5c92072e9 |
||
---|---|---|
.. | ||
agp.h | ||
cardbus.h | ||
device.h | ||
hypertransport.h | ||
hypertransport_def.h | ||
path.h | ||
pci.h | ||
pci_def.h | ||
pci_ids.h | ||
pci_ops.h | ||
pci_rom.h | ||
pcie.h | ||
pcix.h | ||
pnp.h | ||
resource.h | ||
smbus.h | ||
smbus_def.h |