mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
0ef38480ef
NOTE: We're going to need to change the arch/x86 to have, e.g., arch/x86/geodelx. But we need to get lined up with the tree first. Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://coreboot.org/repository/LinuxBIOSv3@381 f3766cd6-281f-0410-b1cd-43a5c92072e9
42 lines
1.2 KiB
Text
42 lines
1.2 KiB
Text
/*
|
|
* This file is part of the LinuxBIOS project.
|
|
*
|
|
* Copyright (C) 2007 Ronald G. Minnich <rminnich@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
/{
|
|
enabled;
|
|
constructor = "qemuvga_constructors";
|
|
cpus {
|
|
enabled;
|
|
};
|
|
domain0 {
|
|
/config/("northbridge/intel/i440bxemulation");
|
|
ops = "i440bxemulation_pcidomainops";
|
|
enabled;
|
|
pcidomain = "0";
|
|
device0,0 {
|
|
enabled;
|
|
pcipath = "0,0";
|
|
};
|
|
southbridge,intel,i82371eb{
|
|
/config/("southbridge/intel/i82371eb");
|
|
pcipath = "1,0";
|
|
enabled;
|
|
};
|
|
};
|
|
|
|
};
|