mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
0528863e20
southbridge drivers in Kconfig. * It includes initial superio code as well, but there is at least one error in the pnp_device.c/superio scenario left * Fixed biosemu.c, vm86.c, pnp_device.c (sort of) * Enable vm86 instead of x86emu per default for vga init for now. This makes VGA in qemu work. There might be a bug in x86emu or the compiler I am using. (gcc version 4.1.2 20070115 (prerelease) (SUSE Linux)) * Import isa-dma.c, keyboard.c and i8259.c from v2 /pc80, which was taken from LinuxBIOSv1 released from LANL under release LA-CC Number 00-34 and using parts from the Linux kernel. This patch makes vga and keyboard work in qemu. Yippie Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: svn://coreboot.org/repository/LinuxBIOSv3@260 f3766cd6-281f-0410-b1cd-43a5c92072e9
60 lines
1.5 KiB
Text
60 lines
1.5 KiB
Text
/*
|
|
* This file is part of the LinuxBIOS project.
|
|
*
|
|
* Copyright (C) 2007 Ronald G. Minnich <rminnich@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
/{
|
|
config="mainboard,emulation,qemu-x86";
|
|
enabled;
|
|
|
|
cpus {
|
|
enabled;
|
|
};
|
|
domain0{
|
|
enabled;
|
|
config="northbridge,intel,i440bxemulation";
|
|
ops="i440bxemulation_pcidomainops";
|
|
pcidomain = "0";
|
|
device0,0{
|
|
enabled;
|
|
pcipath="0,0";
|
|
};
|
|
/* southbridge,intel,piix4{
|
|
pcipath = "0,0";
|
|
enabled;
|
|
};
|
|
*/
|
|
};
|
|
|
|
};
|
|
|
|
%%
|
|
|
|
#include <southbridge/intel/i82371eb/config.h>
|
|
extern struct constructor qemuvga_constructors[];
|
|
|
|
struct mainboard_emulation_qemu_x86_config root = {
|
|
.nothing = 1,
|
|
};
|
|
|
|
struct northbridge_intel_i440bx_config domain0 = {
|
|
.ramsize = CONFIG_NORTHBRIDGE_INTEL_I440BXEMULATION_RAMSIZE,
|
|
};
|
|
|
|
struct constructor *all_constructors[] ={
|
|
i440bx_constructors, i82371eb_constructors, qemuvga_constructors, 0
|
|
};
|