mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
52ab2c2737
Make statics non-static (we don't do buildrom any more) Index: northbridge/intel/i945/raminit.c remove snarf-o that left k8 in (I used wrong script I guess?) Index: southbridge/intel/i82801gx/libsmbus.c Corrections (minor) Index: southbridge/intel/i82801gx/stage1_smbus.c static to global Index: mainboard/kontron/986lcd-m/stage1_debug.c don't include statictree.c Index: mainboard/kontron/986lcd-m/stage1.c Remove functions that have to be in initram. Index: mainboard/kontron/986lcd-m/initram.c Add functions. This is all about splitting auto.c into stage1 and initram. stage1 is very small and limited. Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://coreboot.org/repository/coreboot-v3@1049 f3766cd6-281f-0410-b1cd-43a5c92072e9
105 lines
3.5 KiB
C
105 lines
3.5 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2008 coresystems GmbH
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <types.h>
|
|
#include <lib.h>
|
|
#include <console.h>
|
|
#include <device/pci.h>
|
|
#include <msr.h>
|
|
#include <legacy.h>
|
|
#include <device/pci_ids.h>
|
|
#include <statictree.h>
|
|
#include <config.h>
|
|
#include "i82801gx.h"
|
|
|
|
static void usb_init(struct device *dev)
|
|
{
|
|
u32 reg32;
|
|
u8 reg8;
|
|
|
|
/* USB Specification says the device must be Bus Master */
|
|
printk(BIOS_DEBUG, "UHCI: Setting up controller.. ");
|
|
|
|
reg32 = pci_read_config32(dev, PCI_COMMAND);
|
|
pci_write_config32(dev, PCI_COMMAND, reg32 | PCI_COMMAND_MASTER);
|
|
|
|
reg8 = pci_read_config8(dev, 0xca);
|
|
reg8 |= (1 << 0);
|
|
pci_write_config8(dev, 0xca, reg8);
|
|
|
|
printk(BIOS_DEBUG, "done.\n");
|
|
}
|
|
void i82801gx_enable(struct device * dev);
|
|
|
|
/* 82801GB/GR/GDH/GBM/GHM/GU (ICH7/ICH7R/ICH7DH/ICH7-M/ICH7-M DH/ICH7-U) */
|
|
struct device_operations i82801gx_usb1 = {
|
|
.id = {.type = DEVICE_ID_PCI,
|
|
{.pci = {.vendor = PCI_VENDOR_ID_INTEL,
|
|
.device = 0x27c8}}},
|
|
.constructor = default_device_constructor,
|
|
.phase3_chip_setup_dev = i82801gx_enable,
|
|
.phase4_read_resources = pci_dev_read_resources,
|
|
.phase4_set_resources = pci_set_resources,
|
|
.phase5_enable_resources = pci_dev_enable_resources,
|
|
.phase6_init = usb_init,
|
|
.ops_pci = &pci_dev_ops_pci,
|
|
};
|
|
|
|
/* 82801GB/GR/GDH/GBM/GHM/GU (ICH7/ICH7R/ICH7DH/ICH7-M/ICH7-M DH/ICH7-U) */
|
|
struct device_operations i82801gx_usb2 = {
|
|
.id = {.type = DEVICE_ID_PCI,
|
|
{.pci = {.vendor = PCI_VENDOR_ID_INTEL,
|
|
.device = 0x27c9}}},
|
|
.constructor = default_device_constructor,
|
|
.phase3_chip_setup_dev = i82801gx_enable,
|
|
.phase4_read_resources = pci_dev_read_resources,
|
|
.phase4_set_resources = pci_set_resources,
|
|
.phase5_enable_resources = pci_dev_enable_resources,
|
|
.phase6_init = usb_init,
|
|
.ops_pci = &pci_dev_ops_pci,
|
|
};
|
|
|
|
/* 82801GB/GR/GDH/GBM/GHM/GU (ICH7/ICH7R/ICH7DH/ICH7-M/ICH7-M DH/ICH7-U) */
|
|
struct device_operations i82801gx_usb3 = {
|
|
.id = {.type = DEVICE_ID_PCI,
|
|
{.pci = {.vendor = PCI_VENDOR_ID_INTEL,
|
|
.device = 0x27ca}}},
|
|
.constructor = default_device_constructor,
|
|
.phase3_chip_setup_dev = i82801gx_enable,
|
|
.phase4_read_resources = pci_dev_read_resources,
|
|
.phase4_set_resources = pci_set_resources,
|
|
.phase5_enable_resources = pci_dev_enable_resources,
|
|
.phase6_init = usb_init,
|
|
.ops_pci = &pci_dev_ops_pci,
|
|
};
|
|
|
|
/* 82801GB/GR/GDH/GBM/GHM/GU (ICH7/ICH7R/ICH7DH/ICH7-M/ICH7-M DH/ICH7-U) */
|
|
struct device_operations i82801gx_usb4 = {
|
|
.id = {.type = DEVICE_ID_PCI,
|
|
{.pci = {.vendor = PCI_VENDOR_ID_INTEL,
|
|
.device = 0x27cb}}},
|
|
.constructor = default_device_constructor,
|
|
.phase3_chip_setup_dev = i82801gx_enable,
|
|
.phase4_read_resources = pci_dev_read_resources,
|
|
.phase4_set_resources = pci_set_resources,
|
|
.phase5_enable_resources = pci_dev_enable_resources,
|
|
.phase6_init = usb_init,
|
|
.ops_pci = &pci_dev_ops_pci,
|
|
};
|