Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Nuke superfluous comments for C beginners in for loops.

Browse source 
Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@589 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Carl-Daniel Hailfinger 2008-02-13 15:35:30 +00:00
parent 5383c948f8
commit fd7c529003
2 changed files with 7 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
northbridge/amd/geodelx/geodelxinit.c
View file

@ -471,7 +471,7 @@ static void clock_gating_init(void)
struct msr msr; struct msr msr;
struct msrinit *gating = clock_gating_default; struct msrinit *gating = clock_gating_default;
for (/* Nothing */; gating->msrnum != 0xffffffff; gating++) { for (; gating->msrnum != 0xffffffff; gating++) {
msr = rdmsr(gating->msrnum); msr = rdmsr(gating->msrnum);
msr.hi |= gating->msr.hi; msr.hi |= gating->msr.hi;
msr.lo |= gating->msr.lo; msr.lo |= gating->msr.lo;
@ -487,7 +487,7 @@ static void geode_link_priority(void)
struct msr msr; struct msr msr;
struct msrinit *prio = geode_link_priority_table; struct msrinit *prio = geode_link_priority_table;
for (/* Nothing */; prio->msrnum != 0xffffffff; prio++) { for (; prio->msrnum != 0xffffffff; prio++) {
msr = rdmsr(prio->msrnum); msr = rdmsr(prio->msrnum);
msr.hi |= prio->msr.hi; msr.hi |= prio->msr.hi;
msr.lo &= ~0xfff; msr.lo &= ~0xfff;
@ -539,7 +539,7 @@ static void set_shadowRCONF(u32 shadowHi, u32 shadowLo)
} }
/* Load up C000 settings in eax. */ /* Load up C000 settings in eax. */
for (/* Nothing */; bit; bit--) { for (; bit; bit--) {
msr.lo <<= 8; msr.lo <<= 8;
msr.lo |= 1; /* Cache disable PCI/Shadow memory. */ msr.lo |= 1; /* Cache disable PCI/Shadow memory. */
if (shadowByte && (1 << bit)) if (shadowByte && (1 << bit))
@ -559,7 +559,7 @@ static void set_shadowRCONF(u32 shadowHi, u32 shadowLo)
} }
/* Load up E000 settings in eax. */ /* Load up E000 settings in eax. */
for (/* Nothing */; bit; bit--) { for (; bit; bit--) {
msr.lo <<= 8; msr.lo <<= 8;
msr.lo |= 1; /* Cache disable PCI/Shadow memory. */ msr.lo |= 1; /* Cache disable PCI/Shadow memory. */
if (shadowByte && (1 << bit)) if (shadowByte && (1 << bit))

6
southbridge/amd/cs5536/cs5536.c
View file

@ -492,7 +492,7 @@ void chipsetinit(void)
if (!IsS3Resume()) if (!IsS3Resume())
{ {
struct acpi_init *aci = acpi_init_table; struct acpi_init *aci = acpi_init_table;
for (/* Nothing */; aci->ioreg; aci++) { for (; aci->ioreg; aci++) {
outl(aci->regdata, aci->ioreg); outl(aci->regdata, aci->ioreg);
inl(aci->ioreg); inl(aci->ioreg);
} }
@ -517,7 +517,7 @@ void chipsetinit(void)
wrmsr(GLPCI_SB_CTRL, msr); wrmsr(GLPCI_SB_CTRL, msr);
csi = SB_MASTER_CONF_TABLE; csi = SB_MASTER_CONF_TABLE;
for (/* Nothing */; csi->msrnum; csi++) { for (; csi->msrnum; csi++) {
msr.lo = csi->msr.lo; msr.lo = csi->msr.lo;
msr.hi = csi->msr.hi; msr.hi = csi->msr.hi;
wrmsr(csi->msrnum, msr); wrmsr(csi->msrnum, msr);
@ -533,7 +533,7 @@ void chipsetinit(void)
/* TODO: Why the extra block here? Can it be removed? */ /* TODO: Why the extra block here? Can it be removed? */
{ {
csi = CS5536_CLOCK_GATING_TABLE; csi = CS5536_CLOCK_GATING_TABLE;
for (/* Nothing */; csi->msrnum; csi++) { for (; csi->msrnum; csi++) {
msr.lo = csi->msr.lo; msr.lo = csi->msr.lo;
msr.hi = csi->msr.hi; msr.hi = csi->msr.hi;
wrmsr(csi->msrnum, msr); wrmsr(csi->msrnum, msr);