Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Whitespace cleanup on AMD southbridge device_operations structs. (trivial)

Browse source 
Signed-off-by: Marc Jones <marc.jones@amd.com>
Acked-by: Marc Jones <marc.jones@amd.com>

git-svn-id: svn://coreboot.org/repository/coreboot-v3@955 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Marc Jones 2008-10-27 23:16:17 +00:00
parent cedf16ca69
commit ea883f4ad2
23 changed files with 91 additions and 91 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
southbridge/amd/amd8111/ac97.c
View file

@ -41,10 +41,10 @@ static struct pci_operations lops_pci = {
struct device_operations ac97audio = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = 0x746D}}},
.device = 0x746D}}},
.constructor = default_device_constructor,
.phase3_scan = 0,
.phase3_chip_setup_dev = amd8111_enable,
.phase3_chip_setup_dev = amd8111_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,
@ -55,10 +55,10 @@ struct device_operations ac97audio = {
struct device_operations ac97modem = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = 0x746E}}},
.device = 0x746E}}},
.constructor = default_device_constructor,
.phase3_scan = 0,
.phase3_chip_setup_dev = amd8111_enable,
.phase3_chip_setup_dev = amd8111_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,

6
southbridge/amd/amd8111/acpi.c
View file

@ -228,14 +228,14 @@ static struct pci_operations lops_pci = {
struct device_operations acpi = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_8111_ACPI}}},
.device = PCI_DEVICE_ID_AMD_8111_ACPI}}},
.constructor = default_device_constructor,
.phase3_scan = scan_static_bus,
.phase3_chip_setup_dev = amd8111_enable,
.phase3_chip_setup_dev = amd8111_enable,
.phase4_read_resources = acpi_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = acpi_enable_resources,
.phase6_init = acpi_init,
.ops_pci = &lops_pci,
.ops_smbus_bus = &lops_smbus_bus,
.ops_smbus_bus = &lops_smbus_bus,
};

6
southbridge/amd/amd8111/ide.c
View file

@ -75,13 +75,13 @@ static struct pci_operations lops_pci = {
struct device_operations amd8111_ide = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_8111_IDE}}},
.device = PCI_DEVICE_ID_AMD_8111_IDE}}},
.constructor = default_device_constructor,
.phase3_scan = 0,
.phase3_chip_setup_dev = amd8111_enable,
.phase3_chip_setup_dev = amd8111_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,
.phase6_init = ide_init,
.ops_pci = &lops_pci
.ops_pci = &lops_pci
};

4
southbridge/amd/amd8111/lpc.c
View file

@ -210,10 +210,10 @@ static struct pci_operations lops_pci = {
struct device_operations amd8111_lpc = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_8111_ISA}}},
.device = PCI_DEVICE_ID_AMD_8111_ISA}}},
.constructor = default_device_constructor,
.phase3_scan = scan_static_bus,
.phase3_chip_setup_dev = amd8111_enable,
.phase3_chip_setup_dev = amd8111_enable,
.phase4_read_resources = amd8111_lpc_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = amd8111_lpc_enable_resources,

4
southbridge/amd/amd8111/nic.c
View file

@ -96,10 +96,10 @@ static struct pci_operations lops_pci = {
struct device_operations amd8111_nic = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_8111_NIC}}},
.device = PCI_DEVICE_ID_AMD_8111_NIC}}},
.constructor = default_device_constructor,
.phase3_scan = 0,
.phase3_chip_setup_dev = amd8111_enable,
.phase3_chip_setup_dev = amd8111_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,

4
southbridge/amd/amd8111/pci.c
View file

@ -72,10 +72,10 @@ static void pci_init(struct device *dev)
struct device_operations amd8111_pci = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_8111_PCI}}},
.device = PCI_DEVICE_ID_AMD_8111_PCI}}},
.constructor = default_device_constructor,
.phase3_scan = pci_scan_bridge,
.phase3_chip_setup_dev = amd8111_enable,
.phase3_chip_setup_dev = amd8111_enable,
.phase4_read_resources = pci_bus_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_bus_enable_resources,

8
southbridge/amd/amd8111/smbus.c
View file

@ -50,14 +50,14 @@ static struct pci_operations lops_pci = {
struct device_operations amd8111_smbus = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_8111_SMB}}},
.device = PCI_DEVICE_ID_AMD_8111_SMB}}},
.constructor = default_device_constructor,
.phase3_scan = scan_static_bus,
.phase3_chip_setup_dev = amd8111_enable,
.phase3_chip_setup_dev = amd8111_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,
.phase6_init = NULL,
.ops_pci = &lops_pci,
.ops_smbus_bus = &lops_smbus_bus,
.ops_pci = &lops_pci,
.ops_smbus_bus = &lops_smbus_bus,
};

6
southbridge/amd/amd8111/usb.c
View file

@ -47,13 +47,13 @@ static struct pci_operations lops_pci = {
struct device_operations amd8111_usb = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_8111_USB}}},
.device = PCI_DEVICE_ID_AMD_8111_USB}}},
.constructor = default_device_constructor,
.phase3_scan = scan_static_bus,
.phase3_chip_setup_dev = amd8111_enable,
.phase3_chip_setup_dev = amd8111_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,
.phase6_init = NULL,
.ops_pci = &lops_pci
.ops_pci = &lops_pci
};

4
southbridge/amd/amd8111/usb2.c
View file

@ -46,10 +46,10 @@ static void amd8111_usb2_enable(struct device *dev)
struct device_operations amd8111_usb2 = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_8111_USB}}},
.device = PCI_DEVICE_ID_AMD_8111_USB}}},
.constructor = default_device_constructor,
.phase3_scan = scan_static_bus,
.phase3_chip_setup_dev = amd8111_usb2_enable,
.phase3_chip_setup_dev = amd8111_usb2_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,

16
southbridge/amd/amd8132/amd8132_bridge.c
View file

@ -348,16 +348,16 @@ static void bridge_set_resources(struct device *dev)
struct device_operations amd8132_pcix = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_8132_PCIX}}},
.device = PCI_DEVICE_ID_AMD_8132_PCIX}}},
.constructor = default_device_constructor,
.reset_bus = pci_bus_reset,
.reset_bus = pci_bus_reset,
.phase3_scan = amd8132_scan_bridge,
#if BRIDGE_40_BIT_SUPPORT
.phase4_read_resources = bridge_read_resources,
.phase4_set_resources = bridge_set_resources,
.phase4_read_resources = bridge_read_resources,
.phase4_set_resources = bridge_set_resources,
#else
.phase4_read_resources = pci_bus_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase4_read_resources = pci_bus_read_resources,
.phase4_set_resources = pci_dev_set_resources,
#endif
.phase5_enable_resources = pci_dev_enable_resources,
.phase6_init = amd8132_pcix_init,
@ -422,10 +422,10 @@ static struct pci_operations pci_ops_pci_dev = {
struct device_operations amd8132_apic = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_8132_IOAPIC}}},
.device = PCI_DEVICE_ID_AMD_8132_IOAPIC}}},
.constructor = default_device_constructor,
.phase3_scan = 0,
.phase4_enable_disable = ioapic_enable,
.phase4_enable_disable = ioapic_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase6_init = amd8132_ioapic_init,

14
southbridge/amd/amd8151/amd8151_agp3.c
View file

@ -43,11 +43,11 @@ static void agp3bridge_init(struct device * dev)
struct device_operations amd8151_agp3bridge = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_8151_AGP}}},
.device = PCI_DEVICE_ID_AMD_8151_AGP}}},
.constructor = default_device_constructor,
.phase3_scan = pci_scan_bridge
.phase4_read_resources = pci_bus_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase4_read_resources = pci_bus_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_bus_enable_resources,
.phase6_init = agp3bridge_init,
};
@ -78,11 +78,11 @@ static struct pci_operations pci_ops_pci_dev = {
struct device_operations amd8151_agp3dev = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_8151_SYSCTRL}}},
.device = PCI_DEVICE_ID_AMD_8151_SYSCTRL}}},
.constructor = default_device_constructor,
.phase4_enable_disable = agp3dev_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase4_enable_disable = agp3dev_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,
.phase6_init = NULL,
.ops_pci = &pci_dev_ops_pci,

16
southbridge/amd/cs5536/cs5536.c
View file

@ -712,19 +712,19 @@ static void cs5536_pci_dev_enable_resources(struct device *dev)
struct device_operations cs5536_ops = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_CS5536_ISA}}},
.constructor = default_device_constructor,
.phase3_scan = scan_static_bus,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = cs5536_pci_dev_enable_resources,
.phase6_init = southbridge_init,
.device = PCI_DEVICE_ID_AMD_CS5536_ISA}}},
.constructor = default_device_constructor,
.phase3_scan = scan_static_bus,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = cs5536_pci_dev_enable_resources,
.phase6_init = southbridge_init,
};
struct device_operations cs5536_ide = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_AMD_CS5536_B0_IDE}}},
.device = PCI_DEVICE_ID_AMD_CS5536_B0_IDE}}},
.constructor = default_device_constructor,
#warning FIXME: what has to go in phase3_scan?
.phase3_scan = 0,

6
southbridge/amd/rs690/gfx.c
View file

@ -563,10 +563,10 @@ void rs690_gfx_init(struct device * nb_dev, struct device * dev, u32 port)
struct device_operations rs690_gfx = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_RS690MT_INT_GFX}}},
.device = PCI_DEVICE_ID_ATI_RS690MT_INT_GFX}}},
.constructor = default_device_constructor,
.phase3_chip_setup_dev = rs690_enable,
.phase3_enable = rs690_internal_gfx_enable,
.phase3_chip_setup_dev = rs690_enable,
.phase3_enable = rs690_internal_gfx_enable,
.phase3_scan = 0,
.phase4_read_resources = rs690_gfx_read_resources,
.phase4_set_resources = rs690_gfx_set_resources,

4
southbridge/amd/rs690/ht.c
View file

@ -83,10 +83,10 @@ void rs690_enable(struct device * dev);
struct device_operations rs690_ht = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_RS690_HT}}},
.device = PCI_DEVICE_ID_ATI_RS690_HT}}},
.constructor = default_device_constructor,
.phase3_scan = 0,
.phase3_chip_setup_dev = rs690_enable,
.phase3_chip_setup_dev = rs690_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,

18
southbridge/amd/rs690/pcie.c
View file

@ -397,10 +397,10 @@ static struct pci_operations lops_pci = {
struct device_operations rs690_pcie = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_RS690_PCIE}}},
.device = PCI_DEVICE_ID_ATI_RS690_PCIE}}},
.constructor = default_device_constructor,
.phase3_scan = pci_scan_bridge,
.phase3_chip_setup_dev = rs690_enable,
.phase3_chip_setup_dev = rs690_enable,
.phase4_read_resources = pci_bus_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_bus_enable_resources,
@ -412,7 +412,7 @@ struct device_operations rs690_pcie = {
struct device_operations rs690_pcie2 = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV2}}},
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV2}}},
.constructor = default_device_constructor,
.phase3_scan = pci_scan_bridge,
.phase4_read_resources = pci_bus_read_resources,
@ -425,7 +425,7 @@ struct device_operations rs690_pcie2 = {
struct device_operations rs690_pcie3 = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV3}}},
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV3}}},
.constructor = default_device_constructor,
.phase3_scan = pci_scan_bridge,
.phase4_read_resources = pci_bus_read_resources,
@ -438,7 +438,7 @@ struct device_operations rs690_pcie3 = {
struct device_operations rs690_pcie4 = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV4}}},
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV4}}},
.constructor = default_device_constructor,
.phase3_scan = pci_scan_bridge,
.phase4_read_resources = pci_bus_read_resources,
@ -451,7 +451,7 @@ struct device_operations rs690_pcie4 = {
struct device_operations rs690_pcie5 = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV5}}},
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV5}}},
.constructor = default_device_constructor,
.phase3_scan = pci_scan_bridge,
.phase4_read_resources = pci_bus_read_resources,
@ -464,7 +464,7 @@ struct device_operations rs690_pcie5 = {
struct device_operations rs690_pcie6 = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV6}}},
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV6}}},
.constructor = default_device_constructor,
.phase3_scan = pci_scan_bridge,
.phase4_read_resources = pci_bus_read_resources,
@ -477,7 +477,7 @@ struct device_operations rs690_pcie6 = {
struct device_operations rs690_pcie7 = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV7}}},
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV7}}},
.constructor = default_device_constructor,
.phase3_scan = pci_scan_bridge,
.phase4_read_resources = pci_bus_read_resources,
@ -490,7 +490,7 @@ struct device_operations rs690_pcie7 = {
struct device_operations rs690_pcie8 = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV8}}},
.device = PCI_DEVICE_ID_ATI_RS690_PCIE_DEV8}}},
.constructor = default_device_constructor,
.phase3_scan = pci_scan_bridge,
.phase4_read_resources = pci_bus_read_resources,

8
southbridge/amd/sb600/ac97.c
View file

@ -35,10 +35,10 @@ static struct pci_operations lops_pci = {
struct device_operations ac97audio = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_ATI_SB600_ACI}}},
.device = PCI_DEVICE_ID_ATI_SB600_ACI}}},
.constructor = default_device_constructor,
.phase3_scan = 0,
.phase3_chip_setup_dev = sb600_enable,
.phase3_chip_setup_dev = sb600_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,
@ -49,10 +49,10 @@ struct device_operations ac97audio = {
struct device_operations ac97modem = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_ATI_SB600_MCI}}},
.device = PCI_DEVICE_ID_ATI_SB600_MCI}}},
.constructor = default_device_constructor,
.phase3_scan = 0,
.phase3_chip_setup_dev = sb600_enable,
.phase3_chip_setup_dev = sb600_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,

6
southbridge/amd/sb600/hda.c
View file

@ -277,12 +277,12 @@ static struct pci_operations lops_pci = {
struct device_operations sb600_hda = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_SB600_HDA}}},
.device = PCI_DEVICE_ID_ATI_SB600_HDA}}},
.constructor = default_device_constructor,
.phase3_chip_setup_dev = sb600_enable,
.phase3_chip_setup_dev = sb600_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,
.phase6_init = hda_init,
.ops_pci = &lops_pci
.ops_pci = &lops_pci
};

6
southbridge/amd/sb600/ide.c
View file

@ -68,12 +68,12 @@ static struct pci_operations lops_pci = {
struct device_operations sb600_ide = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_SB600_IDE}}},
.device = PCI_DEVICE_ID_ATI_SB600_IDE}}},
.constructor = default_device_constructor,
.phase3_chip_setup_dev = sb600_enable,
.phase3_chip_setup_dev = sb600_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,
.phase6_init = ide_init,
.ops_pci = &lops_pci
.ops_pci = &lops_pci
};

8
southbridge/amd/sb600/lpc.c
View file

@ -210,13 +210,13 @@ static struct pci_operations lops_pci = {
struct device_operations sb600_lpc = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_AMD,
.device = PCI_DEVICE_ID_ATI_SB600_LPC}}},
.device = PCI_DEVICE_ID_ATI_SB600_LPC}}},
.constructor = default_device_constructor,
.phase3_scan = scan_static_bus,
.phase3_chip_setup_dev = sb600_enable,
.phase3_scan = scan_static_bus,
.phase3_chip_setup_dev = sb600_enable,
.phase4_read_resources = sb600_lpc_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = sb600_lpc_enable_resources,
.phase6_init = lpc_init,
.ops_pci = &lops_pci
.ops_pci = &lops_pci
};

6
southbridge/amd/sb600/pci.c
View file

@ -127,13 +127,13 @@ static void pci_init(struct device *dev)
struct device_operations sb600_pci = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_SB600_PCI}}},
.device = PCI_DEVICE_ID_ATI_SB600_PCI}}},
.constructor = default_device_constructor,
.phase3_scan = pci_scan_bridge,
.phase3_chip_setup_dev = sb600_enable,
.phase3_chip_setup_dev = sb600_enable,
.phase4_read_resources = pci_bus_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_bus_enable_resources,
.phase6_init = pci_init,
.reset_bus = pci_bus_reset,
.reset_bus = pci_bus_reset,
};

6
southbridge/amd/sb600/sata.c
View file

@ -190,12 +190,12 @@ static struct pci_operations lops_pci = {
struct device_operations sb600_sata = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_SB600_SATA}}},
.device = PCI_DEVICE_ID_ATI_SB600_SATA}}},
.constructor = default_device_constructor,
.phase3_chip_setup_dev = sb600_enable,
.phase3_chip_setup_dev = sb600_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = pci_dev_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,
.phase6_init = sata_init,
.ops_pci = &lops_pci
.ops_pci = &lops_pci
};

8
southbridge/amd/sb600/sm.c
View file

@ -392,14 +392,14 @@ static struct pci_operations lops_pci = {
struct device_operations sb600_sm = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_SB600_SM}}},
.device = PCI_DEVICE_ID_ATI_SB600_SM}}},
.constructor = default_device_constructor,
.phase3_scan = 0,
.phase3_chip_setup_dev = sb600_enable,
.phase3_chip_setup_dev = sb600_enable,
.phase4_read_resources = sb600_sm_read_resources,
.phase4_set_resources = sb600_sm_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,
.phase6_init = sm_init,
.ops_pci = &lops_pci,
.ops_smbus_bus = &lops_smbus_bus,
.ops_pci = &lops_pci,
.ops_smbus_bus = &lops_smbus_bus,
};

10
southbridge/amd/sb600/usb.c
View file

@ -166,14 +166,14 @@ static void usb_set_resources(struct device *dev)
struct device_operations sb600_usb = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_SB600_USB_0}}},
.device = PCI_DEVICE_ID_ATI_SB600_USB_0}}},
.constructor = default_device_constructor,
.phase3_scan = scan_static_bus,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = usb_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,
.phase6_init = usb_init,
.ops_pci = &lops_pci
.ops_pci = &lops_pci
};
#if 0
@ -202,13 +202,13 @@ static struct pci_driver usb_4_driver __pci_driver = {
struct device_operations sb600_usb2 = {
.id = {.type = DEVICE_ID_PCI,
{.pci = {.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_ATI_SB600_USB2}}},
.device = PCI_DEVICE_ID_ATI_SB600_USB2}}},
.constructor = default_device_constructor,
.phase3_scan = scan_static_bus,
.phase3_chip_setup_dev = sb600_enable,
.phase3_chip_setup_dev = sb600_enable,
.phase4_read_resources = pci_dev_read_resources,
.phase4_set_resources = usb_set_resources,
.phase5_enable_resources = pci_dev_enable_resources,
.phase6_init = usb_init,
.ops_pci = &lops_pci
.ops_pci = &lops_pci
};