Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Get rid of un-needed functions in initram.c

Browse source 
Comment out not-yet-supplied initialize_cpus.

Fix missing ; in smbus.c

Signed-off-by: Ronald G. Minnich <rminnich@gmail.com>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@1025 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Ronald G. Minnich 2008-11-14 16:21:21 +00:00
parent 981c3652a1
commit dd5e033e5f
3 changed files with 6 additions and 22 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
mainboard/kontron/986lcd-m/initram.c
View file

@ -43,25 +43,6 @@
#define DIMM0 0x50 #define DIMM0 0x50
#define DIMM1 0x51 #define DIMM1 0x51
/* this code is very mainboard dependent, sadly. */
/**
* no op at present
*/
static void memreset_setup(void)
{
}
/**
* this is a no op on this platform.
*/
void memreset(int controllers, const struct mem_controller *ctrl)
{
}
void activate_spd_rom(const struct mem_controller *ctrl)
{
}
/** /**
* read a byte from spd. * read a byte from spd.
* @param device device to read from * @param device device to read from

7
northbridge/intel/i945/northbridge.c
View file

@ -209,7 +209,8 @@ static void mc_read_resources(struct device * dev)
resource->flags = resource->flags =
IORESOURCE_MEM | IORESOURCE_FIXED | IORESOURCE_STORED | IORESOURCE_MEM | IORESOURCE_FIXED | IORESOURCE_STORED |
IORESOURCE_ASSIGNED; IORESOURCE_ASSIGNED;
printk(BIOS_DEBUG, "Adding PCIe enhanced config space BAR 0x%08lx-0x%08llx.\n",
printk(BIOS_DEBUG, "Adding PCIe enhanced config space BAR 0x%08lx-0x%08lx.\n",
(u64) resource->base, (u64) (resource->base + resource->size)); (u64) resource->base, (u64) (resource->base + resource->size));
} }
@ -250,10 +251,12 @@ struct device_operations i945_mc_ops = {
.ops_pci = &intel_pci_ops, .ops_pci = &intel_pci_ops,
}; };
#warning need to write initialize_cpus
static void cpu_bus_init(struct device * dev) static void cpu_bus_init(struct device * dev)
{ {
/* what to do here?
initialize_cpus(&dev->link[0]); initialize_cpus(&dev->link[0]);
*/
} }
static void cpu_bus_noop(struct device * dev) static void cpu_bus_noop(struct device * dev)

2
southbridge/intel/i82801gx/smbus.c
View file

@ -45,7 +45,7 @@ int smbus_read_byte(struct bus *bus, struct device * dev, u8 address)
static struct smbus_bus_operations lops_smbus_bus = { static struct smbus_bus_operations lops_smbus_bus = {
.read_byte = smbus_read_byte, .read_byte = smbus_read_byte,
}; };
void i82801gx_enable(struct device * dev) void i82801gx_enable(struct device * dev);
/* 82801GB/GR/GDH/GBM/GHM/GU (ICH7/ICH7R/ICH7DH/ICH7-M/ICH7-M DH/ICH7-U) */ /* 82801GB/GR/GDH/GBM/GHM/GU (ICH7/ICH7R/ICH7DH/ICH7-M/ICH7-M DH/ICH7-U) */
struct device_operations i82801gx_smbus = { struct device_operations i82801gx_smbus = {