Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: soc/intel/apollolake: Try to update BSP microcode from cbfs

Browse source 
The microcode for the BSP gets loaded early from the fit table, but in
case we have newer microcode in cbfs, try to load it again from cbfs.

BUG=chrome-os-partner:53013
BRANCH=None

TEST=Boot and verify that microcode tries to load into the BSP.

Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: https://review.coreboot.org/16829
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>

Change-Id: Ifd6c78d7b0eec333b79e0fe5cb6a81981b078f5d
Reviewed-on: https://chromium-review.googlesource.com/391931
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Martin Roth 2016-09-30 08:59:58 -06:00 • committed by chrome-bot
parent 89083ab7d6
commit dc1a6b3ff6
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/soc/intel/apollolake/cpu.c
View file

@ -73,6 +73,9 @@ static void pre_mp_init(void)
{
x86_setup_mtrrs_with_detect();
x86_mtrr_check();
/* Make sure BSP is using the microcode from cbfs */
intel_update_microcode_from_cbfs();
}
/* Find CPU topology */