Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: quick_ram_check: Remove reference to RAMBASE

Browse source 
BUG=None
BRANCH=None
TEST=None

Signed-off-by: Kysti Mlkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/15239
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>

Change-Id: Ieb8f11690fb0e9b287d866be56010bb9adefd21d
Reviewed-on: https://chromium-review.googlesource.com/408982
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Kyösti Mälkki 2016-06-17 23:31:42 +03:00 • committed by chrome-bot
parent c589d76f71
commit dc0d237924
1 changed files with 16 additions and 11 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

27
src/lib/ramtest.c
View file

@ -181,32 +181,37 @@ int ram_check_noprint_nodie(unsigned long start, unsigned long stop)
return failures; return failures;
} }
void quick_ram_check(void) static void __quick_ram_check(uintptr_t dst)
{ {
int fail = 0; int fail = 0;
u32 backup; u32 backup;
backup = read_phys(CONFIG_RAMBASE); backup = read_phys(dst);
write_phys(CONFIG_RAMBASE, 0x55555555); write_phys(dst, 0x55555555);
phys_memory_barrier(); phys_memory_barrier();
if (read_phys(CONFIG_RAMBASE) != 0x55555555) if (read_phys(dst) != 0x55555555)
fail=1; fail=1;
write_phys(CONFIG_RAMBASE, 0xaaaaaaaa); write_phys(dst, 0xaaaaaaaa);
phys_memory_barrier(); phys_memory_barrier();
if (read_phys(CONFIG_RAMBASE) != 0xaaaaaaaa) if (read_phys(dst) != 0xaaaaaaaa)
fail=1; fail=1;
write_phys(CONFIG_RAMBASE, 0x00000000); write_phys(dst, 0x00000000);
phys_memory_barrier(); phys_memory_barrier();
if (read_phys(CONFIG_RAMBASE) != 0x00000000) if (read_phys(dst) != 0x00000000)
fail=1; fail=1;
write_phys(CONFIG_RAMBASE, 0xffffffff); write_phys(dst, 0xffffffff);
phys_memory_barrier(); phys_memory_barrier();
if (read_phys(CONFIG_RAMBASE) != 0xffffffff) if (read_phys(dst) != 0xffffffff)
fail=1; fail=1;
write_phys(CONFIG_RAMBASE, backup); write_phys(dst, backup);
if (fail) { if (fail) {
post_code(0xea); post_code(0xea);
die("RAM INIT FAILURE!\n"); die("RAM INIT FAILURE!\n");
} }
phys_memory_barrier(); phys_memory_barrier();
} }
void quick_ram_check(void)
{
__quick_ram_check(0x100000);
}