mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: soc/intel/apollolake: Configure ACPI name for PCIe
This implements acpi name for PCIe root port. BUG=chrome-os-partner:56483 BRANCH=None TEST=None Signed-off-by: Vaibhav Shankar <vaibhav.shankar@intel.com> Reviewed-on: https://review.coreboot.org/16621 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Change-Id: Ifec1529c477f554d36f3932b66f62eea782fdcaa Reviewed-on: https://chromium-review.googlesource.com/388112 Commit-Ready: Furquan Shaikh <furquan@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
d39f2ab3ef
commit
d7df9f7919
1 changed files with 3 additions and 0 deletions
|
@ -102,6 +102,9 @@ static const char *soc_acpi_name(struct device *dev)
|
|||
return "EMMC";
|
||||
case SDIO_DEVFN:
|
||||
return "SDIO";
|
||||
/* PCIe */
|
||||
case PCIEB0_DEVFN:
|
||||
return "RP01";
|
||||
}
|
||||
|
||||
return NULL;
|
||||
|
|
Loading…
Add table
Reference in a new issue