Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Whitespace cleanup (trivial).

Browse source 
Signed-off-by: Myles Watson <mylesgw@gmail.com>
Acked-by: Myles Watson <mylesgw@gmail.com>

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3632 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Myles Watson 2008-10-02 19:20:22 +00:00
parent 7f3d48c9af
commit d61ada6555
18 changed files with 2656 additions and 2655 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
src/northbridge/amd/amdk8/amdk8_acpi.c
View file

@ -90,6 +90,7 @@ unsigned long acpi_create_madt_lapic_nmis(unsigned long current, u16 flags, u8 l
return current; return current;
} }
unsigned long acpi_create_srat_lapics(unsigned long current) unsigned long acpi_create_srat_lapics(unsigned long current)
{ {
device_t cpu; device_t cpu;
@ -113,8 +114,6 @@ unsigned long acpi_create_srat_lapics(unsigned long current)
return current; return current;
} }
static unsigned long resk(uint64_t value) static unsigned long resk(uint64_t value)
{ {
unsigned long resultk; unsigned long resultk;
@ -127,7 +126,6 @@ static unsigned long resk(uint64_t value)
return resultk; return resultk;
} }
struct acpi_srat_mem_state { struct acpi_srat_mem_state {
unsigned long current; unsigned long current;
}; };
@ -167,14 +165,14 @@ unsigned long acpi_fill_srat(unsigned long current)
/* 0-640K must be on node 0 */ /* 0-640K must be on node 0 */
current += acpi_create_srat_mem((acpi_srat_mem_t *)current, 0, 0, 640, 1);//enable current += acpi_create_srat_mem((acpi_srat_mem_t *)current, 0, 0, 640, 1);//enable
#if 1
srat_mem_state.current = current; srat_mem_state.current = current;
search_global_resources( search_global_resources(
IORESOURCE_MEM | IORESOURCE_CACHEABLE, IORESOURCE_MEM | IORESOURCE_CACHEABLE, IORESOURCE_MEM | IORESOURCE_CACHEABLE, IORESOURCE_MEM | IORESOURCE_CACHEABLE,
set_srat_mem, &srat_mem_state); set_srat_mem, &srat_mem_state);
current = srat_mem_state.current; current = srat_mem_state.current;
#endif
return current; return current;
} }

3
src/northbridge/amd/amdk8/incoherent_ht.c
View file

@ -162,6 +162,7 @@ static uint16_t ht_read_freq_cap(device_t dev, uint8_t pos)
return freq_cap; return freq_cap;
} }
static uint8_t ht_read_width_cap(device_t dev, uint8_t pos) static uint8_t ht_read_width_cap(device_t dev, uint8_t pos)
{ {
uint8_t width_cap = pci_read_config8(dev, pos); uint8_t width_cap = pci_read_config8(dev, pos);
@ -180,6 +181,7 @@ static uint8_t ht_read_width_cap(device_t dev, uint8_t pos)
return width_cap; return width_cap;
} }
#define LINK_OFFS(CTRL, WIDTH,FREQ,FREQ_CAP) \ #define LINK_OFFS(CTRL, WIDTH,FREQ,FREQ_CAP) \
(((CTRL & 0xff) << 24) | ((WIDTH & 0xff) << 16) | ((FREQ & 0xff) << 8) | (FREQ_CAP & 0xFF)) (((CTRL & 0xff) << 24) | ((WIDTH & 0xff) << 16) | ((FREQ & 0xff) << 8) | (FREQ_CAP & 0xFF))
@ -280,6 +282,7 @@ static int ht_optimize_link(
return needs_reset; return needs_reset;
} }
#if (USE_DCACHE_RAM == 1) && (K8_SCAN_PCI_BUS == 1) #if (USE_DCACHE_RAM == 1) && (K8_SCAN_PCI_BUS == 1)
#if RAMINIT_SYSINFO == 1 #if RAMINIT_SYSINFO == 1