Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

This patch removes a couple of warnings from the compilation of mcp55 boards.

Browse source 
* #if CONFIG_HPET -> #ifdef CONFIG_HPET
* unused variables

Signed-off-by: Myles Watson <mylesgw@gmail.com>
Acked-by: Peter Stuge <peter@stuge.se>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@1096 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Myles Watson 2009-01-05 22:13:49 +00:00
parent 7d47daf0a8
commit d4eca0446f
3 changed files with 1 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
southbridge/nvidia/mcp55/lpc.c
View file

@ -157,7 +157,7 @@ static void lpc_slave_init(struct device *dev)
lpc_common_init(dev, 0);
}
#if CONFIG_HPET
#ifdef CONFIG_HPET
static void enable_hpet(struct device *dev)
{
unsigned long hpet_address;

1
southbridge/nvidia/mcp55/smbus.c
View file

@ -104,7 +104,6 @@ unsigned pm_base;
static void mcp55_sm_read_resources(struct device *dev)
{
struct resource *res;
unsigned long index;
/* Get the normal pci resources of this device */

2
southbridge/nvidia/mcp55/stage1.c
View file

@ -472,7 +472,6 @@ void soft_reset(void)
void sio_setup(u32 devn)
{
unsigned value;
u32 dword;
u8 byte;
@ -489,4 +488,3 @@ void sio_setup(u32 devn)
pci_conf1_write_config32(PCI_BDF(0, devn+1 , 0), 0xa4, dword);
}