Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: purism/librem13: Disable L1 sub states support

Browse source 
Some NVMe devices (Intel 600p series for example) seem to lock up
in D3 drive power state (L1.2 PCIe power state).
Disabling L1 substates fixes it.

BUG=none
BRANCH=none
TEST=none

Change-Id: I664917f69ab2d60d72dd0896bd110e891f704a48
Signed-off-by: Patrick Georgi <pgeorgi@google.com>
Original-Commit-Id: d8cbd5633f
Original-Change-Id: I00a327dc91d443beb565fe4e72aaf816e40a007c
Original-Signed-off-by: Youness Alaoui <youness.alaoui@puri.sm>
Original-Reviewed-on: https://review.coreboot.org/19900
Original-Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Original-Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://chromium-review.googlesource.com/539227
Commit-Ready: Patrick Georgi <pgeorgi@chromium.org>
Tested-by: Patrick Georgi <pgeorgi@chromium.org>
Reviewed-by: Patrick Georgi <pgeorgi@chromium.org>
This commit is contained in:
Youness Alaoui 2017-05-08 15:50:11 -04:00 • committed by chrome-bot
parent 000f6a18ce
commit d083a11bb1
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/mainboard/purism/librem13v1/Kconfig
View file

@ -21,6 +21,9 @@ config DRIVERS_UART_8250IO
This platform does not have any way to get standard
serial output so disable it by default.
config PCIEXP_L1_SUB_STATE
def_bool n
config HAVE_IFD_BIN
bool
default n