mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
AGESA: Conditionally enable RELOCATABLE_RAMSTAGE
Change-Id: Id199322db077fc5f112dfa45f8e9f72b9142a8fb Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/20770 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
7369e83de1
commit
c43cd97802
1 changed files with 1 additions and 0 deletions
|
@ -16,6 +16,7 @@
|
|||
config NORTHBRIDGE_AMD_AGESA
|
||||
bool
|
||||
default CPU_AMD_AGESA
|
||||
select RELOCATABLE_RAMSTAGE if EARLY_CBMEM_INIT
|
||||
select CBMEM_TOP_BACKUP
|
||||
|
||||
if NORTHBRIDGE_AMD_AGESA
|
||||
|
|
Loading…
Add table
Reference in a new issue