mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
Small typos.
Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: svn://coreboot.org/repository/coreboot-v3@774 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
parent
e0031f798f
commit
c37de66082
2 changed files with 4 additions and 4 deletions
|
@ -1,4 +1,5 @@
|
|||
#include <device/smbus_def.h>
|
||||
#include <io.h>
|
||||
|
||||
#define SMBGSTATUS 0xe0
|
||||
#define SMBGCTL 0xe2
|
||||
|
|
|
@ -37,12 +37,11 @@
|
|||
|
||||
void enable_smbus(void)
|
||||
{
|
||||
u32 bdf;
|
||||
u32 dev;
|
||||
u8 enable;
|
||||
|
||||
/* this 746b is the ACPI device. This is from original code. It's weird however. */
|
||||
pci_locate_device_on_bus(0, PCI_VENDOR_ID_AMD, 0x746b, &dev);
|
||||
if (dev == PCI_DEV_INVALID) {
|
||||
/* Yes, the ACPI device controls the SMBUS. */
|
||||
if (!pci_conf1_find_on_bus(0, PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8111_ACPI, &dev)){
|
||||
die("SMBUS controller not found\r\n");
|
||||
}
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue