mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: xcompile: add riscv64 name to riscv toolchain
In newer toolchain with binutils 2.26 and GCC 5.3.0, we build binutils and GCC with machine type riscv32 and riscv64 instead of riscv. We can see it in this riscv-gnu-toolchain commit: https://github.com/riscv/riscv-gnu-toolchain/commit/dedbf07 Signed-off-by: Iru Cai <mytbk920423@gmail.com> Signed-off-by: Martin Roth <martinroth@google.com> BUG=None BRANCH=None TEST=None Reviewed-on: https://review.coreboot.org/14257 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Change-Id: Id552859ec256d80108e073d25cd51dd1fc3fbfac Reviewed-on: https://chromium-review.googlesource.com/371505 Commit-Ready: Furquan Shaikh <furquan@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Martin Roth <martinroth@chromium.org>
This commit is contained in:
parent
a23c5b979d
commit
c1dc237a4b
1 changed files with 1 additions and 1 deletions
|
@ -332,7 +332,7 @@ arch_config_arm64() {
|
|||
arch_config_riscv() {
|
||||
TARCH="riscv"
|
||||
TBFDARCHS="littleriscv"
|
||||
TCLIST="riscv"
|
||||
TCLIST="riscv riscv64"
|
||||
TWIDTH="64"
|
||||
TABI="elf"
|
||||
}
|
||||
|
|
Loading…
Add table
Reference in a new issue