Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: mainboard/google/snappy: Update DPTF settings

Browse source 
Update DPTF parameters based on thermal team test result.

1. Update TSR2 trigger points.
   TSR2 passive point: 70, critical point: 90

2. Set PL2 Max to 15W.

BUG=chrome-os-partner:61383
BRANCH=reef
TEST=build, boot on snappy, and verified by thermal team

Change-Id: I3107905307f9dfa7a73cdfdff53e5b8ed1a759df
Signed-off-by: Furquan Shaikh <furquan@chromium.org>
Original-Commit-Id: b3b453f93c
Original-Change-Id: I8d01d6c1d7eabd359ceb131f3cd10965d4ac2c42
Original-Signed-off-by: Wisley Chen <wisley.chen@quantatw.com>
Original-Reviewed-on: https://review.coreboot.org/18318
Original-Tested-by: build bot (Jenkins)
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/443671
This commit is contained in:
Wisley Chen 2017-02-10 04:43:29 -05:00 • committed by chrome-bot
parent 7d74311c25
commit c0ecc31093
1 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/google/reef/variants/snappy/include/variant/acpi/dptf.asl
View file

@ -34,8 +34,8 @@
#define DPTF_TSR2_SENSOR_ID 2
#define DPTF_TSR2_SENSOR_NAME "Charger"
#define DPTF_TSR2_PASSIVE 90
#define DPTF_TSR2_CRITICAL 100
#define DPTF_TSR2_PASSIVE 70
#define DPTF_TSR2_CRITICAL 90
#define DPTF_ENABLE_CHARGER
@ -81,7 +81,7 @@ Name (MPPC, Package ()
Package () { /* Power Limit 2 */
1, /* PowerLimitIndex, 1 for Power Limit 2 */
8000, /* PowerLimitMinimum */
8000, /* PowerLimitMaximum */
15000, /* PowerLimitMaximum */
1000, /* TimeWindowMinimum */
1000, /* TimeWindowMaximum */
1000 /* StepSize */