Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: superio/ite/common: fix prototype to match others

Browse source 
BUG=none
BRANCH=none
TEST=none

Change-Id: Idaefecddbf949525e2a26ca703257467bb24558e
Signed-off-by: Patrick Georgi <pgeorgi@google.com>
Original-Commit-Id: 901bdb3795
Original-Change-Id: Id4a079d868c5c806c769b5559833566e8a6a8a71
Original-Signed-off-by: Samuel Holland <samuel@sholland.org>
Original-Reviewed-on: https://review.coreboot.org/20077
Original-Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Original-Reviewed-by: Martin Roth <martinroth@google.com>
Original-Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Original-Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Reviewed-on: https://chromium-review.googlesource.com/531716
Commit-Ready: Patrick Georgi <pgeorgi@chromium.org>
Tested-by: Patrick Georgi <pgeorgi@chromium.org>
Reviewed-by: Patrick Georgi <pgeorgi@chromium.org>
This commit is contained in:
Samuel Holland 2017-06-06 20:40:27 -05:00 • committed by chrome-bot
parent a840167ce0
commit b9c39694e6
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/superio/ite/common/env_ctrl.c
View file

@ -98,7 +98,7 @@ static void enable_peci(const u16 base, const u8 tmpin)
* Set up External Temperature to read via thermal diode/resistor
* into TMPINx register
*/
static void enable_tmpin(const u16 base, const int tmpin,
static void enable_tmpin(const u16 base, const u8 tmpin,
const enum ite_ec_thermal_mode mode)
{
u8 reg;