From b90acd31a6aec9dda74b013e402ec7b266d78997 Mon Sep 17 00:00:00 2001 From: Vaibhav Shankar Date: Fri, 14 Oct 2016 16:08:32 -0700 Subject: [PATCH] UPSTREAM: mainboard/google/reef: Configure PERST pin for reef DVT Configure GPIO 122 as PERST on DVT. This is to assert WiFi PERST during s0ix entry. BUG=chrome-os-partner:55877 BRANCH=None TEST=S0ix functional on DVT Signed-off-by: Venkateswarlu Vinjamuri Reviewed-on: https://review.coreboot.org/17030 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin Change-Id: Iab18b2de621a1a9226c78493f6defa15081db875 Reviewed-on: https://chromium-review.googlesource.com/400460 Commit-Ready: Furquan Shaikh Tested-by: Furquan Shaikh Reviewed-by: Aaron Durbin --- src/mainboard/google/reef/variants/baseboard/devicetree.cb | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/src/mainboard/google/reef/variants/baseboard/devicetree.cb b/src/mainboard/google/reef/variants/baseboard/devicetree.cb index f393019737..00df9bd4b9 100644 --- a/src/mainboard/google/reef/variants/baseboard/devicetree.cb +++ b/src/mainboard/google/reef/variants/baseboard/devicetree.cb @@ -15,7 +15,7 @@ chip soc/intel/apollolake # GPIO for PERST_0 # If the Board has PERST_0 signal, assign the GPIO # If the Board does not have PERST_0, assign GPIO_PRT0_UDEF - register "prt0_gpio" = "GPIO_PRT0_UDEF" + register "prt0_gpio" = "GPIO_122" # EMMC TX DATA Delay 1 # Refer to EDS-Vol2-22.3.