Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: mb/intel/d945gclf: Add cmos.default

Browse source 
With this the system falls back to sane default
settings when nvram is invalid.

BUG=None
BRANCH=None
TEST=None

Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/17042
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: David Hendricks <dhendrix@chromium.org>

Change-Id: Ie13fd01c4f8403cbedbd7497ad9012c30f494a69
Reviewed-on: https://chromium-review.googlesource.com/415093
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Arthur Heymans 2016-10-17 00:04:25 +02:00 • committed by chrome-bot
parent 063862b5ae
commit b389609cf0
2 changed files with 8 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/mainboard/intel/d945gclf/Kconfig
View file

@ -23,6 +23,7 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select SOUTHBRIDGE_INTEL_I82801GX
select SUPERIO_SMSC_LPC47M15X
select HAVE_OPTION_TABLE
select HAVE_CMOS_DEFAULT
select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE
select HAVE_ACPI_TABLES

7
src/mainboard/intel/d945gclf/cmos.default Normal file
View file

@ -0,0 +1,7 @@
boot_option=Fallback
baud_rate=115200
debug_level=Spew
hyper_threading=Enable
nmi=Enable
boot_devices=''
gfx_uma_size=8M