mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: soc/intel/quark: Fix car_stage_entry routine name.
Change routine name from car_state_entry to car_stage_entry. TEST=Build and run on Galileo Gen2 BUG=None BRANCH=None Change-Id: I78c008a162eba59c937182ff8a0b6cfc72785481 Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: https://review.coreboot.org/15857 Tested-by: build bot (Jenkins) Reviewed-by: Kysti Mlkki <kyosti.malkki@gmail.com> Reviewed-on: https://chromium-review.googlesource.com/366294 Commit-Ready: Furquan Shaikh <furquan@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Furquan Shaikh <furquan@chromium.org>
This commit is contained in:
parent
3c6e113f26
commit
b172f298cb
3 changed files with 3 additions and 3 deletions
|
@ -25,7 +25,7 @@
|
|||
#include <fsp/romstage.h>
|
||||
#include <soc/reg_access.h>
|
||||
|
||||
asmlinkage void *car_state_c_entry(void);
|
||||
asmlinkage void *car_stage_c_entry(void);
|
||||
void report_platform_info(void);
|
||||
int set_base_address_and_enable_uart(u8 bus, u8 dev, u8 func, u32 mmio_base);
|
||||
void pcie_init(void);
|
||||
|
|
|
@ -27,7 +27,7 @@
|
|||
car_stage_entry:
|
||||
|
||||
/* Enter the C code */
|
||||
call car_state_c_entry
|
||||
call car_stage_c_entry
|
||||
|
||||
#if !ENV_VERSTAGE
|
||||
#include "src/drivers/intel/fsp1_1/after_raminit.S"
|
||||
|
|
|
@ -66,7 +66,7 @@ static const struct reg_script hsuart_init[] = {
|
|||
REG_SCRIPT_END
|
||||
};
|
||||
|
||||
asmlinkage void *car_state_c_entry(void)
|
||||
asmlinkage void *car_stage_c_entry(void)
|
||||
{
|
||||
post_code(0x20);
|
||||
if (IS_ENABLED(CONFIG_PLATFORM_USES_FSP1_1)) {
|
||||
|
|
Loading…
Add table
Reference in a new issue