Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

The Geode LX RAMinit code already has textual register names in the

Browse source 
debug routine. Use them for printout.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Peter Stuge <peter@stuge.se>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@708 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Carl-Daniel Hailfinger 2008-08-01 19:39:13 +00:00
parent 56a909a52e
commit aaea9aacab
1 changed files with 4 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
northbridge/amd/geodelx/raminit.c
View file

@ -41,7 +41,6 @@ u8 spd_read_byte(u16 device, u8 address);
* compare to a factory BIOS setting.
* @param level printk level
*/
void dumplxmsrs(void)
{
const static unsigned long msrs[] = {
@ -64,13 +63,15 @@ void dumplxmsrs(void)
};
int i;
for(i = 0; i < sizeof(msrs)/sizeof(msrs[0]); i++){
for (i = 0; i < ARRAY_SIZE(msrs); i++) {
struct msr msr;
msr = rdmsr(msrs[i]);
printk(BIOS_DEBUG, "(%lx): %x.%x\n", msrs[i], msr.hi, msr.lo);
printk(BIOS_DEBUG, "%s (%lx): %x.%x\n", msrnames[i], msrs[i],
msr.hi, msr.lo);
}
}
/**
* Halt and Catch Fire. Print an error, then loop, sending NULLs on
* serial port, to ensure the message is visible.