Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: Only show CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM option when implemented

Browse source 
This also selects RELOCATABLE_RAMSTAGE and
CACHE_RELOCATABLE_RAMSTAGE_OUTSIDE_CBMEM by default on Haswell.

BUG=none
BRANCH=none
TEST=none

Change-Id: Ide9ebe83af4db2ccfe63be72b9caa124ecb550ea
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 410f256b6f
Original-Change-Id: I50b9ee8bbfb3611fccfd1cfde58c6c9f46b189ca
Original-Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Original-Reviewed-on: https://review.coreboot.org/18232
Original-Tested-by: build bot (Jenkins)
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Reviewed-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://chromium-review.googlesource.com/438056
This commit is contained in:
Arthur Heymans 2017-01-25 15:27:52 +01:00 • committed by chrome-bot
parent d342ea573d
commit aac1ce128a
2 changed files with 3 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/Kconfig
View file

@ -244,7 +244,7 @@ config RELOCATABLE_RAMSTAGE
config CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM
depends on RELOCATABLE_RAMSTAGE
bool "Cache the relocated ramstage outside of cbmem."
bool
default n
help
The relocated ramstage is saved in an area specified by the

2
src/northbridge/intel/haswell/Kconfig
View file

@ -20,6 +20,8 @@ config NORTHBRIDGE_INTEL_HASWELL
select INTEL_DDI
select INTEL_DP
select INTEL_GMA_ACPI
select RELOCATABLE_RAMSTAGE
select CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM
if NORTHBRIDGE_INTEL_HASWELL