Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

testing

Browse source 
Signed-off-by: Ronald G. Minnich <rminnich@gmail.com>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@1053 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Ronald G. Minnich 2008-11-25 20:45:32 +00:00
parent ef9da5662d
commit aa662a85ad
1 changed files with 3 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
mainboard/kontron/986lcd-m/stage1.c
View file

@ -208,12 +208,14 @@ void hardware_stage1(void)
void early_superio_config_w83627thg(void); void early_superio_config_w83627thg(void);
void ich7_enable_lpc(void); void ich7_enable_lpc(void);
int boot_mode = 0; int boot_mode = 0;
#if 0
/* hack */ /* hack */
pci_conf1_write_config32(PCI_BDF(0, 0x1f, 0), RCBA, DEFAULT_RCBA | 1); pci_conf1_write_config32(PCI_BDF(0, 0x1f, 0), RCBA, DEFAULT_RCBA | 1);
/* Change port80 to LPC */ /* Change port80 to LPC */
RCBA32(GCS) &= (~0x04); RCBA32(GCS) &= (~0x04);
/* end hack */ /* end hack */
#endif
post_code(0xcc);
enable_lapic(); enable_lapic();
ich7_enable_lpc(); ich7_enable_lpc();