mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
testing
Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: svn://coreboot.org/repository/coreboot-v3@1053 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
parent
ef9da5662d
commit
aa662a85ad
1 changed files with 3 additions and 1 deletions
|
@ -208,12 +208,14 @@ void hardware_stage1(void)
|
|||
void early_superio_config_w83627thg(void);
|
||||
void ich7_enable_lpc(void);
|
||||
int boot_mode = 0;
|
||||
#if 0
|
||||
/* hack */
|
||||
pci_conf1_write_config32(PCI_BDF(0, 0x1f, 0), RCBA, DEFAULT_RCBA | 1);
|
||||
/* Change port80 to LPC */
|
||||
RCBA32(GCS) &= (~0x04);
|
||||
/* end hack */
|
||||
|
||||
#endif
|
||||
post_code(0xcc);
|
||||
enable_lapic();
|
||||
|
||||
ich7_enable_lpc();
|
||||
|
|
Loading…
Add table
Reference in a new issue