Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: mb/ga-g41m-es2l: remove unneeded IGD IRQ setting in ACPI

Browse source 
According to: "Intel  4 Series Chipset Family datasheet"
the IGD only has 1 IRQ pin.

BUG=None
BRANCH=None
TEST=None

Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/17098
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Nico Huber <nico.h@gmx.de>

Change-Id: I974f002f5a213056f4593a1eab10772527bb241d
Reviewed-on: https://chromium-review.googlesource.com/403840
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Arthur Heymans 2016-10-24 00:57:54 +02:00 • committed by chrome-bot
parent ed80202e0e
commit aa284d508e
1 changed files with 0 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/gigabyte/ga-g41m-es2l/acpi/x4x_pci_irqs.asl
View file

@ -24,9 +24,6 @@ Method(_PRT)
Package() { 0x0001ffff, 0, 0, 16 },
/* Internal GFX */
Package() { 0x0002ffff, 0, 0, 16 },
Package() { 0x0002ffff, 1, 0, 17 },
Package() { 0x0002ffff, 2, 0, 18 },
Package() { 0x0002ffff, 3, 0, 19 },
/* High Definition Audio 0:1b.0 */
Package() { 0x001bffff, 0, 0, 16 },
/* PCIe Root Ports 0:1c.x */
@ -52,9 +49,6 @@ Method(_PRT)
Package() { 0x0001ffff, 0, \_SB.PCI0.LPCB.LNKA, 0 },
/* Internal GFX */
Package() { 0x0002ffff, 0, \_SB.PCI0.LPCB.LNKA, 0 },
Package() { 0x0002ffff, 1, \_SB.PCI0.LPCB.LNKB, 0 },
Package() { 0x0002ffff, 2, \_SB.PCI0.LPCB.LNKC, 0 },
Package() { 0x0002ffff, 3, \_SB.PCI0.LPCB.LNKD, 0 },
/* High Definition Audio 0:1b.0 */
Package() { 0x001bffff, 0, \_SB.PCI0.LPCB.LNKA, 0 },
/* PCIe Root Ports 0:1c.x */