Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

rockchip/rk3399: cleanup variables in dram_all_config

Browse source 
This removes a variable that was only used once and makes variable
declarations consistent by moving those only used in one block of code
into that block.

BRANCH=none
BUG=none
TEST=on kevin/gru, run "stressapptest -M 1024 -s 3600"

Change-Id: Id0ff0c45189c292ab40e1c4aa27929fb7780e864
Signed-off-by: Derek Basehore <dbasehore@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/355667
Reviewed-by: Martin Roth <martinroth@chromium.org>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
This commit is contained in:
Derek Basehore 2016-06-23 14:35:22 -07:00 • committed by chrome-bot
parent b7d1135c65
commit a79bbbc83d
1 changed files with 5 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
src/soc/rockchip/rk3399/sdram.c
View file

@ -957,18 +957,15 @@ static void dram_all_config(const struct rk3399_sdram_params *sdram_params)
u32 sys_reg = 0; u32 sys_reg = 0;
unsigned int channel; unsigned int channel;
unsigned int use; unsigned int use;
struct rk3399_msch_regs *ddr_msch_regs;
const struct rk3399_msch_timings *noc_timing;
sys_reg |= SYS_REG_ENC_DDRTYPE(sdram_params->dramtype); sys_reg |= SYS_REG_ENC_DDRTYPE(sdram_params->dramtype);
sys_reg |= SYS_REG_ENC_NUM_CH(sdram_params->num_channels); sys_reg |= SYS_REG_ENC_NUM_CH(sdram_params->num_channels);
for (channel = 0, use = 0; for (channel = 0, use = 0;
(use < sdram_params->num_channels) && (channel < 2); channel++) { (use < sdram_params->num_channels) && (channel < 2); channel++) {
struct rk3399_ddr_pctl_regs *ddr_pctl_regs =
rk3399_ddr_pctl[channel];
const struct rk3399_sdram_channel *info = const struct rk3399_sdram_channel *info =
&sdram_params->ch[channel]; &sdram_params->ch[channel];
ddr_msch_regs = rk3399_msch[channel]; struct rk3399_msch_regs *ddr_msch_regs;
const struct rk3399_msch_timings *noc_timing;
if (sdram_params->ch[channel].col == 0) if (sdram_params->ch[channel].col == 0)
continue; continue;
@ -984,6 +981,7 @@ static void dram_all_config(const struct rk3399_sdram_params *sdram_params)
sys_reg |= SYS_REG_ENC_BW(info->bw, channel); sys_reg |= SYS_REG_ENC_BW(info->bw, channel);
sys_reg |= SYS_REG_ENC_DBW(info->dbw, channel); sys_reg |= SYS_REG_ENC_DBW(info->dbw, channel);
ddr_msch_regs = rk3399_msch[channel];
noc_timing = &sdram_params->ch[channel].noc_timings; noc_timing = &sdram_params->ch[channel].noc_timings;
write32(&ddr_msch_regs->ddrtiminga0.d32, write32(&ddr_msch_regs->ddrtiminga0.d32,
noc_timing->ddrtiminga0.d32); noc_timing->ddrtiminga0.d32);
@ -998,7 +996,8 @@ static void dram_all_config(const struct rk3399_sdram_params *sdram_params)
/* rank 1 memory clock disable (dfi_dram_clk_disable = 1) */ /* rank 1 memory clock disable (dfi_dram_clk_disable = 1) */
if (sdram_params->ch[channel].rank == 1) if (sdram_params->ch[channel].rank == 1)
setbits_le32(&ddr_pctl_regs->denali_ctl[276], 1 << 17); setbits_le32(&rk3399_ddr_pctl[channel]->denali_ctl[276],
1 << 17);
} }
write32(&rk3399_pmugrf->os_reg2, sys_reg); write32(&rk3399_pmugrf->os_reg2, sys_reg);