mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
UPSTREAM: Use www.coreboot.org over coreboot.org
<https://coreboot.org> is redirected to <https://www.coreboot.org>.
```
$ curl -I https://coreboot.org
HTTP/1.1 301 Moved Permanently
Server: nginx/1.8.1
Date: Mon, 05 Jun 2017 10:41:33 GMT
Content-Type: text/html
Content-Length: 184
Connection: keep-alive
Location: https://www.coreboot.org/
```
So use the command below to use the final location to save a redirect.
```
$ git grep -l https://coreboot.org \
| xargs sed -i 's,https://coreboot.org,https://www.coreboot.org,g'
```
BUG=none
BRANCH=none
TEST=none
Change-Id: I4978d8311a07870aee41103912c218ced4569611
Signed-off-by: Patrick Georgi <pgeorgi@google.com>
Original-Commit-Id: 59e2113670
Original-Change-Id: I4176c20ef31399f0063b41e3a0029cca0c1b0ff3
Original-Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
Original-Reviewed-on: https://review.coreboot.org/20035
Original-Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Original-Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Original-Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Reviewed-on: https://chromium-review.googlesource.com/528257
Commit-Ready: Patrick Georgi <pgeorgi@chromium.org>
Tested-by: Patrick Georgi <pgeorgi@chromium.org>
Reviewed-by: Patrick Georgi <pgeorgi@chromium.org>
This commit is contained in:
parent
cbe21ed1e1
commit
a179b1bd2f
4 changed files with 9 additions and 9 deletions
|
@ -35,7 +35,7 @@ trivial patch so apply some common sense.
|
|||
|
||||
PLEASE check your patch with the automated style checker
|
||||
(util/lint/checkpatch.pl) to catch trival style violations.
|
||||
See https://coreboot.org/Coding_Style for guidance here.
|
||||
See https://www.coreboot.org/Coding_Style for guidance here.
|
||||
|
||||
PLEASE add the maintainers that are generated by
|
||||
util/scripts/get_maintainer.pl as reviewers. The results returned
|
||||
|
@ -54,7 +54,7 @@ trivial patch so apply some common sense.
|
|||
of the OSDL certificate of contribution and should include a
|
||||
Signed-off-by: line. The current version of this "Developer's
|
||||
Certificate of Origin" (DCO) is listed at
|
||||
https://coreboot.org/Development_Guidelines#Sign-off_Procedure.
|
||||
https://www.coreboot.org/Development_Guidelines#Sign-off_Procedure.
|
||||
|
||||
6. Make sure you have the right to send any changes you make. If you
|
||||
do changes at work you may find your employer owns the patch
|
||||
|
|
|
@ -8,7 +8,7 @@ code, and provides common C library symbols such as malloc() and printf().
|
|||
|
||||
Note: This is _not_ a standard library for use with an operating system,
|
||||
rather it's only useful for coreboot payload development!
|
||||
See https://coreboot.org for details on coreboot.
|
||||
See https://www.coreboot.org for details on coreboot.
|
||||
|
||||
|
||||
Installation
|
||||
|
@ -55,7 +55,7 @@ Website and Mailing List
|
|||
The main website is https://www.coreboot.org/Libpayload.
|
||||
|
||||
For additional information, patches, and discussions, please join the
|
||||
coreboot mailing list at https://coreboot.org/Mailinglist, where most
|
||||
coreboot mailing list at https://www.coreboot.org/Mailinglist, where most
|
||||
libpayload developers are subscribed.
|
||||
|
||||
|
||||
|
|
|
@ -9,7 +9,7 @@
|
|||
.\"
|
||||
.\" This file is part of nvramtool, a utility for reading/writing coreboot
|
||||
.\" parameters and displaying information from the coreboot table.
|
||||
.\" For details, see https://coreboot.org/nvramtool.
|
||||
.\" For details, see https://www.coreboot.org/nvramtool.
|
||||
.\"
|
||||
.\" Please also read the file DISCLAIMER which is included in this software
|
||||
.\" distribution.
|
||||
|
|
|
@ -53,23 +53,23 @@ Typical usage of superiotool:
|
|||
Supported Super I/O Chips
|
||||
-------------------------
|
||||
|
||||
Please see https://coreboot.org/Superiotool#Supported_devices, or type
|
||||
Please see https://www.coreboot.org/Superiotool#Supported_devices, or type
|
||||
|
||||
$ superiotool -l
|
||||
|
||||
There's also a collection of sample register dumps from various Super I/O
|
||||
chips on that web page. Please send further register dumps (either from a
|
||||
proprietary BIOS and/or from coreboot) to the coreboot mailing list
|
||||
(https://coreboot.org/Mailinglist).
|
||||
(https://www.coreboot.org/Mailinglist).
|
||||
|
||||
|
||||
Website and Mailing List
|
||||
------------------------
|
||||
|
||||
The main website is https://coreboot.org/Superiotool.
|
||||
The main website is https://www.coreboot.org/Superiotool.
|
||||
|
||||
For additional information, patches, and discussions, please join the
|
||||
coreboot mailing list at https://coreboot.org/Mailinglist, where most
|
||||
coreboot mailing list at https://www.coreboot.org/Mailinglist, where most
|
||||
superiotool developers are subscribed.
|
||||
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue