Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Gigabyte M57SLI compilation is broken in v3. With a small makefile and

Browse source 
dts change, the target compiles again.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Peter Stuge <peter@stuge.se>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@1035 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Carl-Daniel Hailfinger 2008-11-16 16:09:09 +00:00
parent 6b0bd8acb7
commit 9e652d9b1f
2 changed files with 5 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
mainboard/gigabyte/m57sli/Makefile
View file

@ -21,6 +21,7 @@
STAGE0_MAINBOARD_SRC := $(src)/lib/clog2.c \
$(src)/mainboard/$(MAINBOARDDIR)/stage1.c \
$(src)/arch/x86/resourcemap.c \
$(src)/arch/x86/stage1_mtrr.c \
$(src)/arch/x86/amd/model_fxx/dualcore_id.c \
$(src)/arch/x86/amd/model_fxx/stage1.c \

4
mainboard/gigabyte/m57sli/dts
View file

@ -55,5 +55,9 @@
/config/("southbridge/nvidia/mcp55/sata.dts");
};
};
ioport@2e {
/config/("superio/ite/it8716f/dts");
com1enable = "1";
};
};
};