Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: arch/riscv/mcall.c: Return the correct memory base and size

Browse source 
BUG=None
BRANCH=None
TEST=None

Signed-off-by: Jonathan Neuschfer <j.neuschaefer@gmx.net>
Reviewed-on: https://review.coreboot.org/17594
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>

Change-Id: Ibf471787ccb4f5393b0af737a9f7fc47b853a41a
Reviewed-on: https://chromium-review.googlesource.com/417070
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Jonathan Neuschäfer 2016-11-24 08:10:12 +01:00 • committed by chrome-bot
parent b105b076be
commit 9a26711c29
1 changed files with 7 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
src/arch/riscv/mcall.c
View file

@ -28,6 +28,7 @@
#include <arch/barrier.h>
#include <arch/errno.h>
#include <atomic.h>
#include <commonlib/configstring.h>
#include <console/console.h>
#include <mcall.h>
#include <string.h>
@ -36,10 +37,13 @@
uintptr_t mcall_query_memory(uintptr_t id, memory_block_info *info)
{
if (id == 0) {
mprv_write_ulong(&info->base, 2U*GiB);
uintptr_t base;
size_t size;
/* TODO: Return the correct value */
mprv_write_ulong(&info->size, 1*GiB);
query_mem(configstring(), &base, &size);
mprv_write_ulong(&info->base, base);
mprv_write_ulong(&info->size, size);
return 0;
}