Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

amd/gardenia: Add PSP DRAM notify to romstage

Browse source 
Change-Id: I6ccbbee00aab947079c3471fcf83ae9a66c01d59
Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Reviewed-on: https://review.coreboot.org/19754
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
Marshall Dawson 2017-05-17 14:13:49 -06:00 • committed by Martin Roth
parent 68243a5157
commit 99f50c7465
1 changed files with 5 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/amd/gardenia/romstage.c
View file

@ -24,6 +24,7 @@
#include <northbridge/amd/pi/agesawrapper.h> #include <northbridge/amd/pi/agesawrapper.h>
#include <northbridge/amd/pi/agesawrapper_call.h> #include <northbridge/amd/pi/agesawrapper_call.h>
#include <soc/hudson.h> #include <soc/hudson.h>
#include <amdblocks/psp.h>
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx) void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
{ {
@ -65,9 +66,12 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
AGESAWRAPPER(amdinitpost); AGESAWRAPPER(amdinitpost);
post_code(0x41); post_code(0x41);
cbmem_initialize_empty(); psp_notify_dram();
post_code(0x42); post_code(0x42);
cbmem_initialize_empty();
post_code(0x43);
AGESAWRAPPER(amdinitenv); AGESAWRAPPER(amdinitenv);
/* TODO: Disable cache is not ok. */ /* TODO: Disable cache is not ok. */
disable_cache_as_ram(); disable_cache_as_ram();