mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
soc/intel/skylake: Add SATA interrupt for APIC mode
Add SATA interrupt for APIC mode Change-Id: I9e0682e235715399da2c585174925c89b9116ab3 Signed-off-by: Sooi, Li Cheng <li.cheng.sooi@intel.com> Reviewed-on: https://review.coreboot.org/18130 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins)
This commit is contained in:
parent
9b4c888f7b
commit
951ec96f17
1 changed files with 2 additions and 0 deletions
|
@ -48,6 +48,8 @@ Name (PICP, Package () {
|
|||
Package () { 0x0016FFFF, 1, 0, HECI_2_IRQ },
|
||||
Package () { 0x0016FFFF, 2, 0, IDER_IRQ },
|
||||
Package () { 0x0016FFFF, 3, 0, KT_IRQ },
|
||||
/* D23: Sata controller */
|
||||
Package () { 0x0017FFFF, 0, 0, SATA_IRQ },
|
||||
/* D21: SerialIo */
|
||||
Package () { 0x0015FFFF, 0, 0, LPSS_I2C0_IRQ },
|
||||
Package () { 0x0015FFFF, 1, 0, LPSS_I2C1_IRQ },
|
||||
|
|
Loading…
Add table
Reference in a new issue