Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

mainboard/*/*/mptable.c: Improve code formatting

Browse source 
Change-Id: I341293cd334d6d465636db7e81400230d61bc693
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/16723
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
Elyes HAOUAS 2016-09-22 21:20:54 +02:00 • committed by Patrick Georgi
parent f4df9d1156
commit 8da96e57c8
35 changed files with 833 additions and 833 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/mainboard/gigabyte/m57sli/mptable.c
View file

@ -94,8 +94,8 @@ static void *smp_write_config_table(void *v)
}
/* On bus 1: the PCI bus slots...
physical PCI slots are j = 7,8
FireWire is j = 10
* physical PCI slots are j = 7,8
* FireWire is j = 10
*/
k = 2;
for(i = 0; i < 4; i++){

4
src/mainboard/intel/eagleheights/mptable.c
View file

@ -169,8 +169,8 @@ static void *smp_write_config_table(void *v)
}
/* SATA : device 31 function 2
SMBus : device 31 function 3
Performance counters : device 31 function 4
* SMBus : device 31 function 3
* Performance counters : device 31 function 4
*/
for(i = 2; i < 5; i++) {
pin = (read32(rcba + RCBA_D31IP) >> (i * 4)) & 0x0F;