Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

artecgroup/dbe62: Remove old memory setup related commented out calls and touch up a comment.

Browse source 
I see no reason to have these memory work related debug calls commented out in the code, everyone should know what to locally temporarily add to debug this.

Signed-off-by: Mart Raudsepp <mart.raudsepp@artecdesign.ee>
Acked-by: Peter Stuge <peter@stuge.se>

git-svn-id: svn://coreboot.org/repository/coreboot-v3@1037 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Mart Raudsepp 2008-11-17 10:31:40 +00:00
parent 0153293887
commit 89d507d73b
1 changed files with 2 additions and 11 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

13
mainboard/artecgroup/dbe62/initram.c
View file

@ -116,15 +116,13 @@ static void mb_gpio_init(void)
}
/**
* main for initram for the PC Engines Alix 1C. It might seem that you
* could somehow do these functions in, e.g., the cpu code, but the
* main for initram for the Artec Group ThinCan DBE62. It might seem that
* you could somehow do these functions in, e.g., the cpu code, but the
* order of operations and what those operations are is VERY strongly
* mainboard dependent. It's best to leave it in the mainboard code.
*/
int main(void)
{
void dumplxmsrs(void);
printk(BIOS_DEBUG, "Hi there from stage1\n");
post_code(POST_START_OF_MAIN);
@ -149,13 +147,6 @@ int main(void)
sdram_enable(DIMM0, DIMM1);
printk(BIOS_DEBUG, "done sdram enable\n");
/*dumplxmsrs();*/
/* Check low memory */
/* The RAM is working now. Leave this test commented out but
* here for reference.
* Note that the range 0x87000 will fail; that's the stack! */
/* ram_check(0x00000000, 640*1024);*/
printk(BIOS_DEBUG, "stage1 returns\n");
return 0;
}