Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: mainboard/sapphire/pureplatinumh61: Enable EuP and PME

Browse source 
With EuP and PME enabled the USB power turns off during S5.

BUG=none
BRANCH=none
TEST=none

Change-Id: I57d70a85586832384e5c6fc9d65a681404b7a48a
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 5ad939679f
Original-Change-Id: I8b9fd7bb308f544401f90f8aa5ffaec61251b2b3
Original-Signed-off-by: Nicola Corna <nicola@corna.info>
Original-Reviewed-on: https://review.coreboot.org/19073
Original-Tested-by: build bot (Jenkins)
Original-Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Reviewed-on: https://chromium-review.googlesource.com/480100
This commit is contained in:
Nicola Corna 2017-04-02 09:57:48 +02:00 • committed by chrome-bot
parent 1a1251961b
commit 89560e4052
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/mainboard/sapphire/pureplatinumh61/devicetree.cb
View file

@ -135,7 +135,8 @@ chip northbridge/intel/sandybridge
io 0x60 = 0xa00
end
device pnp 4e.8 off end # CIR
device pnp 4e.a off # PME, ACPI, EUP
device pnp 4e.a on # PME, ACPI, EUP
irq 0xe0 = 0x90
irq 0xf8 = 0x00
irq 0xf9 = 0x09
irq 0xfa = 0x00