Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

i440bxemulation is missing the hole between 640k and 768k for VGA

Browse source 
(0xA0000-0xAFFFF) and text mode (0xB8000-0xBFFFF).

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@802 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Carl-Daniel Hailfinger 2008-08-22 11:29:30 +00:00
parent 70c96e3919
commit 88c1727722
1 changed files with 6 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
northbridge/intel/i440bxemulation/i440bx.c
View file

@ -61,8 +61,12 @@ static void pci_domain_set_resources(struct device *dev)
mc_dev = dev->link[0].children;
if (mc_dev) {
idx = 10;
#warning FIXME: We have no memory hole between 640 and 768 kB
ram_resource(dev, idx++, 0, tolmk);
/* 0 .. 640 kB */
ram_resource(dev, idx++, 0, 640);
/* Hole for VGA (0xA0000-0xAFFFF) graphics and text mode
* graphics (0xB8000-0xBFFFF) */
/* 768 kB .. Systop (in KB) */
ram_resource(dev, idx++, 768, tolmk - 768);
}
phase4_assign_resources(&dev->link[0]);
}