Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

armv7: add functions for reading/writing L2CTLR

Browse source 
This adds simple accessor functions for reading/writing L2CTLR.

Change-Id: I2768d00d5bb2c43e84741ccead81e529dac9254d
Signed-off-by: David Hendricks <dhendrix@chromium.org>
Reviewed-on: http://review.coreboot.org/2948
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
David Hendricks 2013-03-28 19:04:14 -07:00 • committed by Ronald G. Minnich
parent fa244a6c09
commit 8234874fbc
1 changed files with 19 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
src/arch/armv7/include/arch/cache.h
View file

@ -219,6 +219,25 @@ static inline void write_csselr(uint32_t val)
isb(); /* ISB to sync the change to CCSIDR */ isb(); /* ISB to sync the change to CCSIDR */
} }
/* read L2 control register (L2CTLR) */
static inline unsigned int read_l2ctlr(void)
{
unsigned int val = 0;
asm volatile ("mrc p15, 1, %0, c9, c0, 2" : "=r" (val));
return val;
}
/* write L2 control register (L2CTLR) */
static inline void write_l2ctlr(uint32_t val)
{
/*
* Note: L2CTLR can only be written when the L2 memory system
* is idle, ie before the MMU is enabled.
*/
asm volatile("mcr p15, 1, %0, c9, c0, 2" : : "r" (val) : "memory" );
isb();
}
/* read system control register (SCTLR) */ /* read system control register (SCTLR) */
static inline unsigned int read_sctlr(void) static inline unsigned int read_sctlr(void)
{ {