mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
exynos5420: init APLL at 1800MHz
This initializes the APLL at 1800MHz. Change-Id: I366bf4e75510847ab93d9c9f214a49c731cca08a Reviewed-on: https://gerrit.chromium.org/gerrit/64745 Reviewed-by: Gabe Black <gabeblack@chromium.org> Commit-Queue: David Hendricks <dhendrix@chromium.org> Tested-by: David Hendricks <dhendrix@chromium.org> Reviewed-on: http://review.coreboot.org/4443 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
This commit is contained in:
parent
f05e871300
commit
792b621ac0
1 changed files with 1 additions and 1 deletions
|
@ -65,7 +65,7 @@ void system_clock_init(void)
|
|||
|
||||
/* Set APLL */
|
||||
writel(APLL_CON1_VAL, &clk->apll_con1);
|
||||
val = set_pll(0xc8, 0x3, 0x1);
|
||||
val = set_pll(225, 3, 0); /* FOUT=1800MHz */
|
||||
writel(val, &clk->apll_con0);
|
||||
while ((readl(&clk->apll_con0) & PLL_LOCKED) == 0)
|
||||
;
|
||||
|
|
Loading…
Add table
Reference in a new issue