Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

[CBFS] Add support for loading firmware from SDRAM

Browse source
This commit is contained in:
Kostas Missos 2018-07-30 19:51:47 +03:00
parent 1becafebcd
commit 70c81290f0
1 changed files with 18 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

24
src/mainboard/nintendo/switch/cbfs_usb.c
View file

@ -2,6 +2,7 @@
* This file is part of the coreboot project. * This file is part of the coreboot project.
* *
* Copyright 2018 Andre Heider <a.heider@gmail.com> * Copyright 2018 Andre Heider <a.heider@gmail.com>
* Copyright 2018 Kostas Missos <ctcaer@gmail.com>
* *
* This program is free software; you can redistribute it and/or modify * This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by * it under the terms of the GNU General Public License as published by
@ -25,9 +26,16 @@
* on CCPLEX we need to make sure to use the BootROM only on BPMP. * on CCPLEX we need to make sure to use the BootROM only on BPMP.
* romstage switches to a SDRAM backed CBFS for that reason, and ramstage then * romstage switches to a SDRAM backed CBFS for that reason, and ramstage then
* uses that exclusively. * uses that exclusively.
*
* If the string 'DRAM' is found at CBFS_SDRAM_EN_ADDR in IRAM, the whole process will
* be done via SDRAM. This is useful for cases where the RCM payload
* loads the firmware from a microSD card into SDRAM and the the bootblock into IRAM.
*/ */
#define BOOTROM_RCM_TRANSPORT_ADDR (TEGRA_SRAM_BASE + 0x3114) #define BOOTROM_RCM_TRANSPORT_ADDR (TEGRA_SRAM_BASE + 0x3114)
#define CBFS_SDRAM_MAGIC 0x4452414D
static const u32 *CBFS_SDRAM_EN_ADDR = (u32 *)0x4003e000;
/* The used memory regions as defined in memlayout.ld */ /* The used memory regions as defined in memlayout.ld */
extern uint8_t _usb_bounce[]; extern uint8_t _usb_bounce[];
@ -127,18 +135,22 @@ static bool rom_in_sdram = false;
void cbfs_switch_to_sdram(void) void cbfs_switch_to_sdram(void)
{ {
usb_readat(&mdev_usb.rdev, _rom_copy, 0, CONFIG_ROM_SIZE); /* Skip if firmware is already in sdram */
if (*CBFS_SDRAM_EN_ADDR != CBFS_SDRAM_MAGIC)
{
usb_readat(&mdev_usb.rdev, _rom_copy, 0, CONFIG_ROM_SIZE);
/* Signal host with offset=0 and length=0 that we're done. */ /* Signal host with offset=0 and length=0 that we're done. */
memset(_usb_bounce, 0, 8); memset(_usb_bounce, 0, 8);
rom_sendbuf(_usb_bounce, 8); rom_sendbuf(_usb_bounce, 8);
rom_in_sdram = true; rom_in_sdram = true;
}
} }
const struct region_device *boot_device_ro(void) const struct region_device *boot_device_ro(void)
{ {
if (rom_in_sdram) if (rom_in_sdram || *CBFS_SDRAM_EN_ADDR == CBFS_SDRAM_MAGIC)
return &mdev_sdram.rdev; return &mdev_sdram.rdev;
return &mdev_usb.rdev; return &mdev_usb.rdev;