Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Updates to this code.

Browse source
This commit is contained in:
Ronald G. Minnich 2001-07-07 19:35:19 +00:00
parent a91933103e
commit 688d211896
1 changed files with 21 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

24
src/mainboard/dell/350/ipl_3com905.S
View file

@ -41,11 +41,27 @@ dell350_3com905_start:
movw %cs, %ax # makes data segment == movw %cs, %ax # makes data segment ==
movw %ax, %ds # code segment movw %ax, %ds # code segment
# move the eip to eax, then mask off the bits, # select bios expansion rom on 3com 905
# so we have an address for the docipl. This address is used # THIS ASSUMES PCI of 0:e.0
# to diddle the docipl so we can read blocks. movl $0x80007030, %eax
movw $0xcf8, %dx
outl %eax, %dx
# read in expansion rom base
movb $0xfc, %dl
# %dx now contains $0xcfc
inl %dx, %eax
movl %eax, %esi
# %esi now has BAR of expansion rom
# turn on rom: set bit 0
orb $1, %al
outl %dx, %eax
# expansion ROM is on.
# Base is in %esi,
# now we need a way to issue writes to a 32-bit
# address. How?
# enable writes on the docipl. # should we relocate to low address (can't shadowing is on!)
# now what?
init_complete: init_complete:
sis630ipl_start: sis630ipl_start: