mirror of
https://github.com/fail0verflow/switch-coreboot.git
synced 2025-05-04 01:39:18 -04:00
dbm690t now builds. Testers anyone?
Quick fix to Rules.make to avert issues with half-created statictree.[ch] causing compiles to fail. This was confusing for users. Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: svn://coreboot.org/repository/coreboot-v3@906 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
parent
ef06e83ef4
commit
662895f5a2
2 changed files with 7 additions and 5 deletions
|
@ -27,13 +27,17 @@ $(obj)/mainboard/$(MAINBOARDDIR)/statictree.o: $(obj)/mainboard/$(MAINBOARDDIR)/
|
|||
$(Q)printf " CC $(subst $(shell pwd)/,,$(@))\n"
|
||||
$(Q)$(CC) $(INITCFLAGS) $(COREBOOTINCLUDE) -c -o $@ $<
|
||||
|
||||
# Create a tmp file so that if the dtc fails we don't end up with a
|
||||
# half-correct statictree.[ch]
|
||||
$(obj)/mainboard/$(MAINBOARDDIR)/statictree.c: $(src)/mainboard/$(MAINBOARDDIR)/dts $(obj)/util/dtc/dtc
|
||||
$(Q)printf " DTC $(subst $(shell pwd)/,,$(@))\n"
|
||||
$(Q)$(obj)/util/dtc/dtc -O lb mainboard/$(MAINBOARDDIR)/dts > $@
|
||||
$(Q)$(obj)/util/dtc/dtc -O lb mainboard/$(MAINBOARDDIR)/dts > /tmp/statictree.c.$$
|
||||
$(Q)mv /tmp/statictree.c.$$ $@
|
||||
|
||||
$(obj)/statictree.h: $(src)/mainboard/$(MAINBOARDDIR)/dts $(obj)/util/dtc/dtc
|
||||
$(Q)printf " DTC $(subst $(shell pwd)/,,$(@))\n"
|
||||
$(Q)$(obj)/util/dtc/dtc -O lbh mainboard/$(MAINBOARDDIR)/dts > $@
|
||||
$(Q)$(obj)/util/dtc/dtc -O lbh mainboard/$(MAINBOARDDIR)/dts > /tmp/statictree.h.$$
|
||||
$(Q)mv /tmp/statictree.h.$$ $@
|
||||
|
||||
$(obj)/mainboard/$(MAINBOARDDIR)/option_table.c: $(obj)/util/options/build_opt_tbl $(src)/mainboard/$(MAINBOARDDIR)/cmos.layout
|
||||
$(Q)printf " OPTIONS $(subst $(shell pwd)/,,$(@))\n"
|
||||
|
@ -84,4 +88,3 @@ $(obj)/southbridge/%.o: $(src)/southbridge/%.c $(obj)/statictree.h
|
|||
$(Q)mkdir -p $(dir $@)
|
||||
$(Q)printf " CC $(subst $(shell pwd)/,,$(@))\n"
|
||||
$(Q)$(CC) $(INITCFLAGS) -c $< -o $@
|
||||
|
||||
|
|
|
@ -22,18 +22,17 @@
|
|||
|
||||
STAGE0_MAINBOARD_SRC := $(src)/lib/clog2.c \
|
||||
$(src)/mainboard/$(MAINBOARDDIR)/stage1.c \
|
||||
$(src)/mainboard/$(MAINBOARDDIR)/option_table.c \
|
||||
$(src)/arch/x86/stage1_mtrr.c \
|
||||
$(src)/arch/x86/amd/model_fxx/dualcore_id.c \
|
||||
$(src)/arch/x86/amd/model_fxx/stage1.c \
|
||||
$(src)/northbridge/amd/k8/get_nodes.c \
|
||||
$(src)/northbridge/amd/k8/coherent_ht.c \
|
||||
$(src)/northbridge/amd/k8/libstage1.c \
|
||||
|
||||
INITRAM_SRC= $(src)/mainboard/$(MAINBOARDDIR)/initram.c \
|
||||
$(src)/northbridge/amd/k8/raminit.c \
|
||||
$(src)/northbridge/amd/k8/dqs.c \
|
||||
$(src)/northbridge/amd/k8/reset_test.c \
|
||||
$(src)/northbridge/amd/k8/coherent_ht.c \
|
||||
$(src)/northbridge/amd/k8/incoherent_ht.c \
|
||||
$(src)/arch/x86/pci_ops_conf1.c \
|
||||
$(src)/arch/x86/stage1_mtrr.c \
|
||||
|
|
Loading…
Add table
Reference in a new issue