Emulation/switch-coreboot
1
0
Fork 0
mirror of https://github.com/fail0verflow/switch-coreboot.git synced 2025-05-04 01:39:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

UPSTREAM: mb/ga-m57sli: Add cmos.default

Browse source 
If the cmos checksum is incorrect it should fall back to sane defaults.

BUG=None
BRANCH=None
TEST=None

Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/17968
Tested-by: build bot (Jenkins)
Reviewed-by: Kysti Mlkki <kyosti.malkki@gmail.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>

Change-Id: If16cfc73effd4a825d0cefcd30bfd0e48b2d9132
Reviewed-on: https://chromium-review.googlesource.com/425274
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Arthur Heymans 2016-12-26 23:15:24 +01:00 • committed by chrome-bot
parent 8e5d02d266
commit 65263bca42
2 changed files with 11 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/mainboard/gigabyte/m57sli/Kconfig
View file

@ -13,6 +13,7 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select SUPERIO_ITE_IT8716F_OVERRIDE_FANCTL
select PARALLEL_CPU_INIT
select HAVE_OPTION_TABLE
select HAVE_CMOS_DEFAULT
select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE
select LIFT_BSP_APIC_ID

10
src/mainboard/gigabyte/m57sli/cmos.default Normal file
View file

@ -0,0 +1,10 @@
baud_rate = 115200
debug_level = Spew
multi_core = Enable
slow_cpu = off
max_mem_clock = 200Mhz
ECC_memory = Enable
hw_scrubber = Enable
interleave_chip_selects = Enable
power_on_after_fail = Disable
boot_option = Fallback